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Abstract 
Very Large Scale Integrated-circuit (VLSI) routing involves many large-size and 
complex problems and most of them have Leen shown to L>e NP-hard or NP-
complete. As a result., conventionaJ approaches, whicll have been successfully used 
to handle relatively small-size routing problems, are not suitable to be used in 
tackling large-size routing problems because they lead to 'combinatorial explosion' 
in search space. Hence, there is a need for exploring more efficient routing ap-
proaches to be incorporated into today's VLSI routing system. This thesis strives 
to use intelligent approaches, including symbolic intelligence and computational in-
telligence, to solve three VLSI routing problems: Three-Dimensional (:J-D} Slwrlest 
Path Connection, Swilr:hbox RoulinH and Constrained l'ia Minimization. 
The 3-D shortest path connection is a fundamental problem in VLSI routing. It 
aims to connect two terminals of a net that are distributed in a 3-D routing space 
subject to technological constraints and performance requiremcuts. A..iming at in-
creasing computation speed and decreasing storage space requirements, we present 
a new A' algorithm for the 3-0 shortest path connection problem in this thesis. 
This new A' algorithm uses an economical representation and adopts a novel back-
trace technique. It is shown that this algorithm can guarantee to find a path if one 
exists and the path found is the shortest one. In addition, its computation speed is 
fast, especially when routed nets are spare. The computational complexities of this 
A' algorithm at the best case and the wnrst case are O(l) and 0(13), respectively, 
where lis the shortest patl1 length between the two terminals. Most importantly, 
this A' algorithm is superior to other shorte.;t path connection algorithms as it is 
economical in tenns of storage space requirement, i.e., 1 bit/grid. 
The switchbox routing problem aims to connect terminals at regular intervals on 
t.lw four sides of a re;;l.angle routing regiou. From 11 cmnputnUmw.J pniul nf vi<~w, 
this probltnn i5 NP-hnnl. F'urt.hermore, it is r~xtrermJly c:rJrnplieated ami it~ Llre 
consequence no exi&ting alg-orithm can guarantee to find a solutirm evrm if rme ex-
ists no matter how high tlw c:omplexit.Y of the algorithm is. Prnvious appwadr"~'i 
to the switch box rout.iug problem c:au be dividrJd intf! a/florilhmic u.pproaclu:.l and 
k n o w l e d _ q e - b a s ~ d  u . p p r o a c h e . ~ .  'l'he algorithmic approar;hes are elricient i:! cmnpu-
tational tiJUc, but they are unsuccssful at adricving higlr ruu'.ing completion rate, 
especially for some deuse and complicated switclrbox routing problems. On tire 
other hand, the knowledge-based approaches can achieve high routing completion 
rate, but they are not efficient in computation speed. In this thesis we present a 
hybrid approach to the switchbox routing problem. This hybrid approach is Lasr.d 
on a new knowledge-based routing technique, namely s.vncl!ronizcd routir1_ry, and 
combines some efficient algorithmic routing techniques. Experimental results show 
it can achieve the high routing completion rate of the knowle!lge-based approaclres 
and the high efficiency of the algorithmic approaches. 
The constrained via minimir,ation is an important optirni7.ation problem in VLSI 
routing. Its objective is to minimize the number of vias introduced in VLSI routing. 
From computational perspective, the constrained via minimization is !\P-complete. 
A..lthough for a special case where the number of wire segmeuts splits at a via can-
didate is not more than tl1ree, elegant theoretical results have been obtained. For a 
general case in which there exist more thau three wire segment splits at a via can-
didate few approaches ],ave been proposed, and those approaches are only suitable 
for tackling some particular routing styles and are difficult or hnpossible to adjust 
to meet practical requirements. In this thesis we propose a new graph-theoretic 
model, namely switchin.q graph model, for the constrained via minimization prob-
lem. The switching graph model can represent both grid-based and grid less routing 
problems, and allows arbitrary wire segments split at a via candidate. Then on 
the basis of the model, we present the first genetic algorithm for the constrained 
via minimization problem. This genetic algorithm can tackle various kinds of rout-
ing styles and be configured to meet practical constraints. Experimental results 
show tbat tbe genetic algorithm can find the opt.imal solutions for most cases in 
reasonable time. 
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Chapter 1 
Introduction 
From early 1960's, Integrated Circuit (IC) fabrication technology has been ev<Jlved 
from integration of a few transistors in Small Scale Integration (SSI) to today's 
integration of millions of transistors in Very Large Scale Integration (VLSI). In a 
period of four decades, there have been four generations of ICs with the number of 
transistors on a single chip growing from a couple of do?.ens to several millions. It 
is e;..-pected that there will be over half a billion transistors integrated on a single 
chip by the year 2009 [96]. On the other hand, the requirement fur the time to 
market has become shorter and shorter. Th deal with the complexity of millions of 
components and to achieve a turnaround time of some two moiJths, \'LSI design 
tools must not only be computationally fast but they must also perform close to 
optimal levels required. Hence, there is a desperate need to create more effective 
and efficient approaches and incorporate them into VLSI design tools. 
Design methods and tecbniques play an important role in producing sophisticated 
VLSI design tools to manage the increasing complexity of high quality of VLSI 
design with optimal speed. In order to explore more pr~ctical and effective methods 
and techniques for VLSI design, in this thesis we investigate intelligent apprOaches 
to VLS1 routing. 
1 
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In this dtapter wt• give a lm~kgrouml to VLSI muting, tlte motivali(m of our re-
search, the research problems to be studied, and /iually the urganizatiuJJ of this 
thesis. 
1.1 Background 
Generally, VLSI design cycle starts with a formal system specification of a VLSI 
chip, followed !Jy functional design, louie design, circuit desi.qn, phy5ical design, 
design uerification, fabrication, and eventually packaging. A typical design cycle 
can be ~opresented by a fioll' chart as sho·wn in Figure 1.1. 
System specification is the first stage in VLSI design whereby the specifications 
of a VLSI system to be designed is constructed. The specifications include size, 
speed, power, and functionality of the VLSI system. Functional design follows the 
system specification. At this stage, the behavioral aspects of the VLSI system are 
considered. Logical design derives and tests tl1e logical structure that represents 
the functional design. Circuit design develops a circuit representation based on the 
logical design. Physical design convert.s the circuit representation into a geometric 
representation, namely layout. Design verification verities the layout to ensure that 
it meets the system specifications and the fabrication requirements. Fabrication 
prepares a wafer and deposits and diffuses various material on the wafer according 
to the layout description. Finally, packaging fabricates and dices the wafer. 
Physical design, one of the most important stages in the VLSI design cycle, is a 
very complex process, and thus it is usually broken down into four sub-stages, i.e. 
partitioning, fiaorplanning and placement, routing, and campactian. The physical 
design cycle are shown in Figure 1.2. 
In the partitioning stage, the components in the circuit representation are grouped 
into blocks. Many factors need to be considered in partitioning, sur.h as, size of 
blocks, number of blocks and number of interconnections between the blocks. The 
output of partitioning is a set of blocks along with the interconnections required 
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between them. The set of interconnections required is referred to [1.<; the netlist. In 
the floorplanning and placement stage, a tloorplanniug technique is used to produce 
an initial layout for the blocks and a placement technique exactly positions the 
blocks on the chip. Then, according to the specified netlisl, the routing process 
completes the interconnections between the blocks and produces a geometricd! 
layout for the interconnections. Finally, in the compaction stage, the layout is 
compressed to reduce the total area. This thesis concentrates on investigating the 
problems in the routing process. 
Routing is one of the most important stages of the physical design. Its goal is to 
find a geometric layont of all the nets in the netlist, subject to performance re-
quirements and technological constraints. Different physical design methodologies 
lead to different VLSI ranting problems, and different VLSI technologies require 
different objectives of routing. For general purpose chips the objective of routing 
is to minimize total wire length. For high performance chips, however, total wire 
length may not be a major concern. Instead, we may want to maximize their 
perfonnance. 
(,'IHIJ!. 1: /t~lnu/udiu" 
A \'LSI chip ma;• have millions of lrurlsistors and teus of thousands of r!ClH to 
be routt>d. F'or (!ach net tlwrc may be thousands of possible routes. Thi.'; mak<~H 
tlw routing prvblern computationally <l'lfftcnlt. Hence, a 'divide-and-conquer' strat-
egy is usually used to manage the high computational complexity of tl1e routing 
problem. The 'divide-ll.lld-conquer' strategy partitions the routlug spa~e, the areas 
not occupied by the function blocks, into rectangular regions called charmd and 
8witchbox. A channel is a rectangular region witll terminals at regular intervals on 
two opposite sides whereas a switch box is a rectangular region with terminals at 
regular intervals on the four sides. Figure 1.3 illustrates rl1annel and switch box. 
.-·; 
· .. _, 
'···;.:.:· ~l .~J 
____ .... 
J r 
.. I' 'j 
\ .1"~ -"-'--!'I 
·.· .. ___ . 
Figure 1.3: Channel and switch box 
Under the 'divide-and-conquer' strategy, VLSI routing is completed in two consec-
utive phases, referred as global routing and detailed routing. Global routing gener-
ates a 'loose' ronte for each net. In fact, it assigns a list of channels/switchboxes to 
each net without specifying the actual geometric layout of wires. Detailed routing 
finds the actual geometric layout of each net within the assigned routing regions 
and detennines layer assignment for each wire segment of the nets. Figure 1.4(a) 
demonstrates global routing and Figure 1.4(b) shows a two-layer detailed routing 
solution based on the global routing. In Figure 1.4(b), dotted line segments rep-
resent the wire segments assigned on a routing layer, solid line segments stand for 
the wire segments assigned on another routing layer, and circles are vias. These are 
the conventions used by tllis thesis. A via is a hole (mechanism) used to connect 
the wire segments of a net distributed on different routing layers. 
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Although 'divide-and-conquer' decomposes a VLSI routing problem into a collec-
tion of channel and switchbox routing problems, channel and switchbox routing 
problems are still complex and cannot be solved in polynomial time, i.e. the chan-
nel routing is NP-complete [102] and the switchbox routing problem is NP-hard 
[20], 
There are many design objectives and constraints, such as wire length, area, delay, 
crosstalk, number of vias, etc., that need to be considered in VLSI routing. Thus, 
it is difficult or impossible for a channel or switchbox router to produce an optimal 
solution in just one step. Hence, a stepwise refinement strategy is usually adopted. 
Under the stepwise refinement strategy, we find a feasible solution which is optimal 
or near-optimal in terms of a limited number of metrics. Most often we find a 
feasible solution with minimal length of wire segments. Then, we improve the 
solution by applying some post-layout optimization techniques in terms of other 
metrics, such as minimizing the number of vias in the solution. This research is 
based on the stepwise refinement strategy. 
VLSI routing involves special treatment of nets, such as clock nets, power nets and 
ground nets. Therefore, specialized routing is necessary. A routing t!IJI:onomy is 
presented in Figure 1.5 to provide a global perspective of VLSI. 
• 
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Global 
Figure Ui: Routing taxonomy 
There are two commonly used models for VLSI routing: grid-based model and 
gT"idless model. In the grid-based model, a rectilinear grid is super-imposed on 
the routing region. Terminals, wires and \'ias are required to conform to the grid. 
Wires are restricted to follow paths along the grid lines, while terminals and vias 
are forced to be at the grid points. The advantage of tl1e grid-based model lies in 
the fact that the algorithms based on the grid-based model are simple. However, 
the grid-based model usually leads to a large amount of memory for representing 
the grids. Therefore, one of the challenges to grid-based algorithms is to reduce the 
memory requirement. In contrast, in the gridless model there are 110 super-imposed 
grids. k; a result, the width of wires and the size of vias are changeable, and the 
location of terminals, wire segments and vias are arbitrary. 
Routing models can also be divided into unreserved routing and reserved routing 
in terms of the method of arranging the wi.re segments in two-layer or multi-Ja.,·er 
routing. If any wire segment is allowed to be placed in any layer, then the model is 
called unreserved layer model. If certain type of wire segments are restricted to a 
particular layer, then the model is called reserved layer model. In two-layer reserved 
layer routing, horizontal net segments are restricted to one layer and vertical wire 
segments are restricted to the other layer. Our research is based on grid-based 
unreserved layer routing model. 
Churl. 1: Jntroductirm 8 
1.2 Motivation 
VLSI has been following the Moore's Law [70] with a factor of 0.7 reductirm ew~ry 
thrre years. It is expected that such reduction will continue for fit least anothr.r 
10-12 :years according to the national technology roadmap for 5emiconductor.'i il1 
the United States of America [96]. Thus, there will be giga transistors integrated 
on a single chip by tbe end of tbis decade. The challenges to sustain such an 
exponential r:,rrowth to achieve gigascale integration are shifting from the process 
and manufacturing technologies to design technolOf:,'Y· 
VLSI renting becomes more and more important in VLSI design automation. At 
low integration levels (SSI and MSI), circuit speed, packing density, and yield 
are determined by transistors, but as more and more devices are integrated 011 a 
single die, wires gain importance and interconnections play an important role in 
determining the speed, area, reliability, and yield of VLSI circnits [6]. 
There are at least three categories of problems challenging today's VLSI routing 
tools. The first category consists of the problems whose size is m;msive. Although 
their computational complexlty might be polynomial, conventional approaches are 
still not practical because of their huge size. The second category im:ludes problems 
which cannot be modeled and therefore are not suitable to be solved using con-
ventional approaches. The third category problems are NP-hard or NP-complete 
problems. Although for small-size problems conventional approacl1es can be used 
very well, however this is not the case for large-size problems as the computational 
time and space will increase dramatically with the increase in problem size. Thus, 
there is a growing demand to investigate more efficient and effective approaches to 
VLSI routing. 
Over the last four decades the field of Artificial Intelligence (AI) has significantly 
developed and diversified in both its conceptual advancement and applications. 
These advances have initiated several research areas and successfully solved many 
intractable problems in engineering. This research strives to use the methods and 
techniques of AI to solve the above three categories of problems in VLSI routing. 
" 
1.3 Research Problems 
Since there ure too many problems in the three categories, we cannot investigate all 
of them. Instead, we study intelligent approaches to VLSJ routing by investigat-
iug three typical problems: Three-Dimensional (3-D) Shortc.~t Path C'unnectiun, 
Swilchbox Routing and Con.~trained Via Minimization, each of which bclon)\s to 
one of the three categories. 
The 3-D shortest path connection problem, a typical example oftlw first category, 
is a fundamental problem in VLSI routing. The objective here is to connect two 
terminals of a net that are distributed in a 3-D routing space subject to tech-
nological constraints and performance requirements (a mulli-terminal net can be 
decomposed into a collection of two-terminal nets and therefore a path connection 
algorithm can be used for connecting the multi-terminal net). Our research on the 
3-D shortest path connection problem explores a new appr0ach which is fast in 
computation speed and economical in memory space. 
The switchbox routing problem, an instance of the secoJJd category, is a complex 
problem in VLSI routing. Its objective is to connect terminals at regulur intervals 
on the four sides ofaswitchbox. It is so complicated that no existing algorithm can 
guarantee to find a solution even if one exists no matter how high tl1e complexity 
of the algorithm is. In fact, Ito approach has been found to determine whether 
a swltchbox routing problem is solvable or not. Our research on the switchbox 
routing problem is to look at a new method capable of lligh routing completion 
rate and efficiency. 
The constrained via minimization, an instance of the third category, is one of tbe 
most important optimization problems in VLSI routing. It comes after an initial 
routing is obtainerl. Its objective is to minimize tbe number of vias introduced in 
the initial routing. Our research on the constrained via minimization problem aims 
at finding a more robust and efficient approach to tl1e constrained via minimization 
problem. 
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1.4 Thesis Organization 
The rest of tlris thesis is organi?.ed as follows: In C/mpter 2 we review the three 
research problem~ to be studied. Chapter 3 pn~o;ents a new A' algorithm approaclr 
to the 3-D shortest path connectiou problem. Here we transforl!l the 3-D si!OTt!~~t 
path connection problem into a state-space problem of AI and then apply A' algo-
rithm on the stat<'-spacc problem. Also a novel backtrace and clearance technique 
is presented. In Chapter 4 a hybrid approach to the switchbox routing problem 
is proposed, aiming at improving the routillg completion rate and increasing the 
efficiency of switch box routing. In Chapter 5, we propose a new graphic rrwdel for 
constrained via minimization problem ai1d, on the basis of the model, we propose a 
genetic algorithm approach to the constraiued via minimization pro!Jlem. Finally, 
in Chapter 6 we C(nclude our research work, and outline the future research work. 
I 
Chapter 2 
Review of Research Problems 
This chapter reviews the three research problems which are the focus of t)Jis thesis: 
the 3-D shortest path connection problem, the switchbox routing problem, and the 
constrained via minimization problem. It investigates existing approaches to these 
problems and their deficiencies. 
2.1 3-D Shortest Path Connection Problem 
The shortest path connection problem is a fundamental problem in VLSI routing. 
Many routing techniques are based on the path connection algorithms, such as 
'rip-up and reroute' [27). Existing shortest patl1 connection algorithms fall into 
two categories: one category consists of maze algorithms and the other line-search 
algorithms. 
The most wldely known maze algorithm is the Lee algorithm [59]. Originally, tlle 
Lee algorithm was proposed for finding the shortest path connection bet~><€en two 
vertices on a plane grid graph. However, it can be extended to a three-dimensional 
grid graph. The Lee algorithm can be decomposed into two distinct phases: explo-
ration, and backtroce & clearance. First of alL the Lee algorithm assigns either of 
the two grid points to be connected as 'source' grid point, say, s, and the other one 
II 
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as 'targ('t' grid point, say 1 .. Jnithdly, a 'I' is eulr.r<!d iu r.vr.ry available ueighlmriJ1g 
grid points adjacent to.~. Next, a '2' i5 eutererl in every availalJlc neighb1Jring grid 
points adjacent to those Jahel!!d '1', aud so on. This proc!~<;S is continw~d until 
either tis reacl1ed or in the k'h step there ar1~ no available grid pr;int adjacnut to 
those labeled 'k- I'. The former case indicates that there exists a pat/1 from s tv l 
and that the length of the shortest patli is k (but we do not know what tl1e shortest 
path is at this stage), while the latter case means that tlwr1~ is 1!0 path fmrn s to 
t. If t is reached, the Lee algorithm steps into the backtrace and cleara.uce pliase 
which is to actually find a shortest path from s to t by tracing the labeled ~;,'Tid 
points in descending order from t to s. Meamvhile, the Lee algorithm clears the 
labeled grid points for subsequent int~rconne.::tions, except for those used for patl1 
just found. 
The Lee algorithm is conceptually easy and has two excellent properties: firstly, 
it can guarantee to find a path connecting two points as long as one exists; sec-
ondly, if there are more than one path between the two points, the path found by 
the algorithm is surely the shortest one. However, the Lee algorithm is a kind of 
breadth-first search algorithm which belongs to the categOIJ' of blind search algo-
rithms. The search space of Lee algorithm expands rapidly as the size of problem is 
increased. In the worst case the computational time is of 0(.1'•12) for an N * N grid 
graph. Moreover, the Lee algorithm requires a significant amount of memory. Low 
~earch efficiency and large storage space requirement are two major drawbacks. 
In order to improve the efficiency of path connection, Hadlock [39] proposed a 
shortest path algorithm based on a new measure for labeling, called detour number. 
The detour number d(P) of path Pis defined as the total number of grid points 
directed away from the target grid point t. Thus, the length l(P) of path Pis given 
by 
I(P) = M(s, t) + 2 * d(P) 
It is clear that Pis the shortest path if and only if d(P) is minimi?.ed among the 
paths connecting l.l and t. BasOO on this idea, tlJe exploration phase of the Lee 
algorithm is modified in such a way that: 
L d('!our numbers with resver:t 1." a SJH~rified target are entered iu M~arched 
empty grid points; 
2. those grid points with le5s detour rmrnl>ern 1t.rfJ ~XJmurl~d with higher priority. 
The minimum detour algorithm still guarantrJ1~<; l<• find the :;hortest path conn~c­
tion. The e/liciency of sr.arcb is improved remarkalJiy. 
The fast maze algorithm proposed by Soukup [97] is auot!Jer improvement of the 
Lee algorithm. In this algorithm, a line segment starting from the source grid 
point is initially extended toward the target grid point, and the grid points on tl1e 
line segment are searched first. The line segment is ext~nded without changing 
directions unless it is necessary. 'When tile line segment hits an obstacle, the Lee 
algorithm is used to search around the obstade. Once a grid point approaching 
the target grid is found, another line segment starting from there is extended again 
toward the target grid point. The fast maze algorithm again guarantees to find a 
path whenever it exists, but the generated path is not always tbe shortest one. 
A.nother successful heuristic path connection algorithm to mention here is the global 
routing algorithm for general cells proposed by Glow [23]. Iu his algorithm, Glow 
[23] formulated a plane (two-dimensional, or 2-D) path connection problem into 
a state space problem of AI and applied the idea of A· algorithm [75j on the 
state space problem. The algorithm is basically used for 2-D path connection 
problems and only produces a global routing solution (a detailed router is required 
to produce the track assignment). Although the algorithm cannot h<: ·""ed for 3-D 
path connection problems, the idea can be used to develop efficiel.' 3-D shortest 
path connection algorithms. We discuss this issue in detail in Chapter 3. 
In order to reduce the requirement for memory, many encoding schemes have been 
proposed. In the depth-first predictor search algorithm [85] each grid point uses 
3 bits. Hoe] [48] presented a more economical encoding scheme which uses just 2 
bits for each grid point. Akers [2] also proposed a different encoding scheme that 
uses 2 bits for each grid point. 
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Line-sean~h algorit.hm was lir~t prupos~·tl by Mikami-1lLimehi [!JG] and lli!!;htower 
[.J.6] indl'pendently, aimed at reducing: execution time and memory HJHl.CC reqnin!-
ments of the ma~e algorillm11;. Unlike the Lee algorithm aml its variations in which 
a unit of memory space is allocated for each s,'Tid point, the linr!-algrJrit!um; repre-
sent routing space (LIId paths as a set c,f line ses,rrrwnts. The line-5\:arch algorithms 
can be viewed as proc('{~ding on an imas,oinary grid. 'fhus, tlw line-search ulgorithws 
make it possible to reduce uecessary memory spate and execution time. lu prac-
tice, both the memory space and execution time are reduced considerably fur most 
cases. However, the line-search algorithms cannot guarautee to find a path betwr~rm 
two points even if the path exists. In addition, tile Hue-search algorithms crumot 
guarantee that the pat!J which is found is the shortest path. The line-expansion 
algorithm proposed by Heyns, Sansen and Beke ~45] is considered 11.<; a variation 
of the line-search algorithms. The so-called line-expansion algorithm is ~uperior 
to the line-search in that it can guarantee to find a path if it exists. But, it still 
cannot find the shortest path. 
Recently, some perfonnance-driven path counection algorithm~ have been pro-
posed. The time-driven maze routing algorithm proposed by Snng, .lagannathan 
and Lillis [101] is one of them. The algoritlnn adopts a multigraph model appropri-
ate for global routing applications. Each edge in the multigraph is au notated with 
resistance and capacitance ,·alues associated with the particular wiring segment. 
The objective of the time-driven maze routing algorithm is then to find those paths 
which exhibit low resistance-capacitance (RC) delay or achieve a tradeoff between 
RC delay and total capadtance. 
In summary, maze algorithms can guarantee to find the shortest path connection 
but they suffer from low search efficiency and large memory space requirement. 
In contrast, line-search algo:.ithms achieve high search efficiency and require small 
memory space, but they cannot guarantee to find the shortest path connection. Fur-
thermore, these algorithms basically focus on solving 2-D path connection problems 
rather than 3-D path connection problems. Moreover, most of the existing algo-
ri~bm do not consider practical coru;traints and performBJJce issues. Thus, there is 
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a n~cd t.n develop a high performance 3-0 pat/1 cmuwction approach. 
2.2 Switchbox Routing Problem 
From computational point of l"iew, the switch box routing prul1lem is considered 
to be a NP-hard problem ~20]. Tlw switchbox routing problem was proposed by 
Soukup in 1981 /98]. Since then a llumber of switch box muting approaches have 
been proposed. The existing switch box routing approaches to the switchbox rout-
ing problem can be divided into two categories: kuowledgc-based approaches and 
algorithmic approaches. 
The most renowned knowledge-based switchbox router is WEAVER /51]. In fact, 
WEAVER is an expert system for both switchbox and charmel routing. WEAVER 
consists of a number of experts (programs), each of wlJich knows how to handle 
a situation in terms of a particular metric. They communicate by posting results 
and suggestions onto a global working memory known as a blackboard. Control is 
performed b)' a 'focus of attention' expert based on a set of priorities. 
An interesting aspect of WEAVER is that, unlike human experts, it uses no hack-
tracking. The authors felt. that human backtracking decisions were too poorly 
understood to be coded directly into rules, and that structured backtracking tech-
niqufi's were inadequate and inefficient. They discovered, )JOwever, that by com-
bining enough predictive knowledge into the planning experts, they could arrive at 
good solutions, better than those achievable by algorithmic approaches, with no 
backtracking. 
WEAVER achieved very high routing completion rate. An evidence to support this 
is that is that it bas routed Burstein's difficult switch box automatically. WEAVER, 
however, is not a practical system due to the following reasons: the first and most 
important reason is its poor efficiency. For example, it took nearly half an hour to 
route the Burstein's difficult switchbox. Another reason is that WEAVER cannot 
be embedded into a real VLSI design system because it was implemented in OPS5 
lG 
and any knowledge-ba.~rd system implemented iu OPSfi cannot IH! execut1~d without 
OPS5. 
Of the algorithmic approaches, BEAVER is the most sur.cr.ssfol switchbox router. 
BEAVER is based on a delayed layeriug scheme with cClfnputatiomd geometry 
techniques [24]. The wain obje<"tives of BEAVER are tlw via and wire length min-
imization. BEAVER adopts the unreserved layer model routing. While routing 
a net, BEAVER delays the layer a.ssigmMnt a~ long as possible. One of tl1e hn-
porta:,t features of BEAVER is that it uses priority queue to determiue the order 
in which nets are interconnected. BEAVER uses up to thretJ methods to find in-
terconnections for nets: (I) corner router, (2) line router, and (3) thread router. 
The corner routing connects two tenninals of a net t!Jat lie on adjacent sides of 
a switchbox and no other terminal of the net lie between the two terminals; the 
line sweep router produces a minimal length connect.ion for two disjointed subnets 
heuristically; and the thread router is a maze router which is used to seek mini-
mal length connections for the remaining unconnected nets. The most outstanding 
merit of BEAVER lies in its high computation speOO. For example, it took just 
one second to find a solution for the Burstein's difficult switchl!ox. 
Another successful algorithmic router is the btreedy switchbox router proposed b~' 
Luk [63]. The greedy switchbox router is an extension of the gre~dy channel router 
presented in [84]. The main feature of the greedy router is that it reali?.es the 
routing of a switchbox column by column and connects net as many segments as 
possible in a column hy using a collection of heuristic rules. The greedy switchbox 
router is fast and simple. However, it is often ineffective for complex switchbox 
routing problems because of the unidirectional plane sweeping it uses. 
Based on an incremental routing strategy, a rip-up and re-route based router named 
MIGHTY was presented by Shin and Sangiovanni-Vincentelli [91]. It employs 
maze-running but has an additional feature of modifying already-routed nets. In 
MIGHTY, some routed nets might be ripped-up and re-routed. In addition, a cost 
function is used for maze routing to penalize long paths and those requiring exces-
sive vias. MIGHTY consists of two entities: a path-finder and a path-conformer. 
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The worst case time complexity of the algorithm i1> more than O(k 3pnL), when~ Jl 
and k are the numbers of termirwls and nets, respectively, and Lis the complexity 
of the maze algorithm. 
PARALLEX is the first pamllcl switchbox router [20]. It can achieve a very high 
degree of parallelism by generating as many processes as nets, and each process 
is assigned to route a net. If conflicts are found for current route of a net, then 
that process classifies the set(s) of conflict segments into grounds that arc identified 
by m.rious t~·pes of conflict(s) within each group. Each process with conflicts finds 
partial solutions by resol\'ing every conflict of a group in the path-finding procedure 
and merges them with the solutions from other processes, which may or may not 
have conflicts, to make a conflict-free switch box. 
Based on segment assignment in circular routing, Yan and Hsaio [118j proposed a 
circular assignment-based switching router, namely CONVERGE. The routing pro-
cess of the CONVERGE router is divided into three phases: the iterative phase, the 
merging phase and the via reduction phase. In the iterative phase, circular routing 
is applied to assigu vertical or horizontal segments cycle by cycle. In the merging 
phase, if switchmg routing is successful, the routing result is further improved by 
merging adjacent segments of the same net. Finally, in the via reduction phase, 
constrained layer assignment can further reduce the number of vias. 
Aimed at satisfying crosstaik constraints on the nets and minimizing the total 
crosstalk among all of the nets, Tong and Liu [112] presented a minimum crosstalk 
~witchbox routing algorithm. The proposed algorithm utilizes existing switchhox 
routing algorithms and improve the routing results through re-assigning the hori-
?.Ontal and vertical wire segments to rows and columns, respectively, in an iterative 
fashion. 
In recent years the concepts of evolutionary computing have been applied on the 
switchbox routing problem. In 1996, Lienig and Thulasiraruan [61] proposed a 
genetic algorithm for the sw:itchbox routing problem, namely GASBOR. GASBOR 
is based on a three-dimensional representation of the switchbox and uses some 
I 
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problem-8pt~cilic genetic opr.raton;. Later ou, Lieuig wnposed a parallel genetic 
algorithm fur performance-driven VLST routing, in which the length of nets, number 
of vias ami the issues of crosstalk are considered [G2]. In addition, an evolutiouary 
program for multi-layer detailed routing- (channel routing a:nd switchlmx routi11g) 
was presented by Gockel, Drechsler and Becker [35] in 1997. Tl1e evolutionury 
algorithm is also equipped with some domain-specific operators and can cope witll 
up to five layer routing problems. 
Although algorithmic approaches are efflcieut in computation speed, they are weak 
at achieving high routing completion rate, especially for some dense and compli-
cated switchbox routing proLlems. In contrast, knowledge-based approaches are 
able to achieve higb routing completion rate, but they are not efficient in compu-
tation speed. Therefore, tllere is a need to fiml a new approach to achieve the high 
computation sveerl of the algorithmic approaches and the high rc. uting completion 
rate of the knowledge-based approaches. 
""2.3 Constrained Via Minimization Problem 
Via minimization is one of the most important objectives in the detailed routh1g. 
There are two different approaches to minimize the number of vias. One is Con-
strained Via Minimization and the other is Unconstrained Via Minimization. In 
the constrained via minimization probl""m, the topology of the routing solution is 
fixed. The number of vias is minimized by reassigning the net segments of a routing 
to the available layers. On the other band, in the unconstrained via minimization 
problem, the objective is to find a routing topology with minimum nu,1ber of vias. 
Generally speaking, the unconstrained via minimization is more effective than the 
constrained via minimization in reducing the number of vias. However, the un-
constrained vla minimization cannot be used in an incremental routine: as it may 
affect other metrics of a routing. As a consequence, constrained via ruinimizaUon 
problem is widely used in real VLSI routing systems. 
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The const.ntined via minimization problem originated in the pioneer PCB design 
work of Hashimoto ami Stevens [43] in 1971. It was initially formulated as a gmph-
theoretic max-cut problem. In their formulation, they assume that the layrmt is 
grid-based and all nets contain exactly two terminals. Later, Stevens and Van-
Cleemput [100] proposed a similar but more general graph model for t!Je same 
assumptions. Since the problem was thought to be NP-complete, many researchers 
developed heuristic algorithms [100] or u:"<"l integer programming with branch and 
bom1d techniques to obtain an optimum solution [22]. 
In 1980, Kajitaui [54] identified tbe uet segment clusters in a layout and showed 
that the graph in Hashimoto and Stevens' model is planar. He further showed 
that the two-layer constrained via minimization problem can be solved in polyno-
mial time when the routing is restricted to a grid-based model, and all the nets 
are two terminal nets. Kajitani's results encouraged other researchers to look for 
polynomial time algorithms for more general cases. In 1!182, Pinter [80] proposed 
an optimal algorithm for two-layer constrained Yia minimization problem when 
maximum junction degree is limited to three. But the algorithm cannot be ap-
plied to layouts which contain junctions wilh higher degrees. Independently, Chen, 
Kajitani, and Chan [11] presented a polynomial time algorithm for grid based lay-
out which gives optimum result when the maximum junction degree is limited to 
three. In 1997, Shi [94] presented a linear (non-integral) programming approach 
to the two-layer coustrained via minimization problem. This approach can fiud 
optimum solutions for the constrained via minimization problems whose maximum 
junction degree is limited to three. The computational complexity of the linear 
programming approach is also polynomial. The other elegant theoretical results 
for the same situation can be found in [58, 5]. However, a general constrained via 
minimization problem is NP-complete [71, 14, 1]. 
In order to solve more general constrained via minimization problems, many ap-
proaches have been proposed. Xiong and Kuh [116] formulated the two-layer con-
strained via minimization problem as a {0,1} linear programming problem. The 
proposed heuristic algorithm based on the model can handle the situation where 
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conjunction de!,'Tee is greater than three. 
In addition to the two-layer con~trained via minimization algorithms, there are 
a number of multi-layer constrained via minimization algorithms proptJoed. In 
1988, Chang and Hu showed that three-layer constrained via minimizatkm is NP-
complete, and proposed a l1euristic algoritlnu for three-layer constrained via min-
imization problems. Takal1ashi aud Watanabe [103] also proposed a l!e1Jristic al-
gorithm for constrained via minimization problems ba5ed on the technique of the 
breadth-first search. Chou and Lin [21] transformed the multi-layer constrained via 
minimization problem into a constrained k-way graph partitioning problem, and 
used a modified simulated annealing program to solve the constrained k-way graph 
partitioning problem. The proposed approach can consider some practical issues, 
such as pin-out constraint, over-the-cell coustraint, and overlapping between wire 
segments of the same net. Chang and Cong [16] formulated the multi-layer layer 
a.<;signment problem in the notion of extended conflict continuation (ECC) graph. 
When the formulated ECC graph of a layer assignment problem is a tret!, they 
showed that the problem can be solved in linear time. When the formulated ECC 
graph is not a tree, they constructed a sequence of ma:Umal induced subtrees from 
the ECC graph, and then applied the linear time algorithm to each of t.he induced 
subtrees to refine the layer assignment such that the number of vias is minimized. 
Recently, Chuan-,1in Shi [95] applied a newly introduced graph-tl1eoretic notion of 
signed hypergraph on the constrained via minimization problem. The proposed 
model transforms the constrained via minimization problem into the maximum 
balance problem of a signed hypergrapb, and can represent routings containing 
junctions with higher degrees. A linear-time heuristic algorithm for solving the 
maximum balance problem is proposed. 
Despite such developments, the research on constrained via minimization prob-
lem is still open. This is due to the following reasons: firstly, most algorithms 
cannot handle the situation where there are more than three wire segments split 
at a via candidate. However, in almost every real routing instance, four or more 
wire segments at a via candidate cannot be avoided. Secondly, although some 
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approar.hes consider the condition thnl there are more than three W!1;1/Jf!llt~ split 
at a \'ia candidate, they depeud 011 iuitial routing algorithm and cannot handle 
irrational sitlmtions that might be iutroduced by mauna] work. For example, the 
Xioug and Kuh 's approach can only be used for Manhattan routh1g or kr10ck-knee 
routing. Finally, most of these approaches are difficult to implement and therefore 
have not been incorporated into VLSI design tools. 
2.4 Summary 
ln this chapter we reviewed three research problems: the 3-D shortest path connec-
tion problem, the switch box routing problem and the via constrained via minimiza-
tion problem. The discussion concentrated on existiug approaches and their pros 
and cons. The next three chapters discuss how to use the methods and techniques 
of AI to solve tl1ese problems. Chapter 3 presents an A' algorithm approacl1 to the 
shortest path connection problem; Chapter 4 discusses a hybrid approacl1 to the 
switcl1box routing problem; and Chapter 5 proposes a genetic algorithm approach 
to the constrained via minimization problem. 
Chapter 3 
A* Algorithm Approach to 3-D 
Shortest Path Connection 
Problem 
3-0 shortest path connection is a fundamental problem in multi-layer VLSJ routing. 
The concept is to connect two terminals of a net in a 3-D routing space (a multi-
terminal net can be decomposed into a set of two-terminal nets and tllerefore a 
path connection algorithm can be used for connecting the rnulti-tcrimal net), and 
it is widely used in global routing and detailed rOuting. A good path connection 
algorithm contributes to a high quality routing. 
From computational point of view, the 3-D path connection problem is just a 
problem of polynomial complexity. However, with the advance of manufacturing 
technology, the size of path connection problem is increasing dramatically due to 
the constantly decreasing routing spacing and more the increasing routing layers. 
The number of grids becomes so large that routing programs either run out of 
memory or become very slow due to excessive paging [99]. For example, if we 
represent the information needed for one grid in an integer (4 bytes for a J2-bit 
machine), for a 20mm x 20mm VLSI chip with routing spacing of 0.5J.l.m and 3 
routing layers we need 3 x 40,000 x 40,000 = 4,800,000,000 grids, or 19.2GB. 
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Moreover, in order tu ruu the programs, we need even more memory l.o ~tore 
uetlist, routing geometry cmd other data. This requires large amrJUHt of liJernory 
generally not available on a personal computer or a workstation. Moreover, on 
larger workstatious exces~ive and erratic paging slows down the J!rOf;,'Tams so much 
that it becomes impractical to use. ln addition, large routing space wiU result 
in large search space and therefore lead to slow computation. Thus, there is in 
desperate demand for investigating more efficient path connection algorithms which 
are fast in computational time and low in storage space requirement. 
Aiming at increasing computation speed and reducing the requirement for memory 
space, we propose a new opproach to the 3-D shortest path connection problem. 
This new approach transforms the 3-D shortest path connection problem into a 
state space problem of AI. Then a modified .4" a/.qori!hm is applied on the state 
space problem. Due to the power of A" algorithm the search space is very small 
and thus the computation speed of this new approach is very fast. Besides, this 
new approach uses a more economical representation, i.e. I Lit per grid point. 
This chapter details this A" algorithm approach to the shortest path connection 
problem. 
3.1 Problem Formulation 
It is known that the major constraints for VLSI routing are the minimum width of 
wires w and the minimum clearance between any adjacent wires c. Assuming that 
the two values are fixed throughout all wires, we can combine the constraints into 
a central-to-eentral constraint between wires, namely, routing spacing, denoted as 
d, where d = w +c. Hence, the multi-layer routing environment can be modeled 
as a 3-D grid graph shown in Figure 3.1. The length of edges is a unit length, 
d. By forcing the terminals of nets to be arranged at the grid points of the graph 
and forcing the wire routed along the edges, the width of wire and the clearance 
between wires are satisfied automatically. 
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Figure 3.1: The abstract model of multi-layer routing 
It should be pointed out that in a multi-layer routing environment there could be 
some routed nets when we fiud the shortest path for a pair of terminals. Reflected 
on the corresponding grid graph, those routed nets are a collection of grid points 
and edges whicb cannot be used for connecting this pair of tenniuals. \'>'e call 
those una,·ailable gird points and edges obstacles. Thus, the 3-D path connection 
problem for multi-layer VLSI routing is fonnulated as: 
Given a S-D grid groph and two grid points s and t, find a path connection between 
s and t within the 3-D grid graph in which there may be some oUstaclcs such that 
the length of the path is minimum. 
3.2 Overview of A* Algorithm 
A' Algorithm is an intelligent search method of AI which is used for soi-.•ing stale 
space problems [75]. A state space problem is a problem which is repre:;ented as 
an initial state s, a set of goal states G and a collection of operators 0 that define 
operations to migrate from one state to another. The states that can be reached 
from s by applying those operators in all possible ways define state space [4]. The 
state space problem is then to reach one of the goal states in G from the initial 
state s. 
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.4' algorithm is a kind of la!uristk algoritlnn whid1 employs an additive evalualirm 
fun~tion /(11) :=: y(n) + h(u), where g(n) is the cost of the currently patb from s trJ 
11 and h is a heuristic estimate of the cost of the path from n to a goal state 1Uld it 
must be a lower Lound to the cost of any path from n to the gmt! state. Startiug 
from s, A • algorithm applies all the operators in 0 on the current state to generate 
all successors of the giveu state and always selects tbe successor which has tl1e 
smallest J to expand. The search halts as soon as either a goal state is reaclmd or 
no new state can be explored. The former situation indicates that a patll Letween 
sand t exists and the latter situation means that no path exists between s :md t. 
A· algorithm is described as below: 
Algorithm 3.1 .4." Algorithm 
l. put the start states on o list Ci!lled OPEN ond compute f(s); 
!!. i,f OPEN is empty then 
3. flj;il with failure; 
4. remove from OPEN a node, n, whose f value is the smallest and J!UI it 
on a list called CLOSED; 
5. i,f n is a goal node then 
a. ent with the solution path obtained by tracing back through the 
7. predecessor pointers; 
8. expand node n, generating all of its successors,· 
0. put the sucrxssors that are not on either OPEN or CLOSED on OPEN, 
direct pointers from them back to n, and compute f of them; 
10. go to!!. 
In the A* algorithm, OPEN and CLOSED are two linear lists which are used to 
retain the frontier states and explored states, respectively. It has been proven that 
an A* algorithm is admissible, that is, it is guaranteed to find the optimal path 
from the initial states to a goal state in G if one exists [75]. This is the merit of 
I 
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the A' algorith111 over the other heuristic algoritlunH. 
3.3 State Space Representation for the 3-D Path 
Connection Problem 
In order to apply the .4' algorithm method to a practical problem, one must tran~­
form the problem into a state space problem and construct an evaluation functiOII 
which meets some particular requirements. This sectiou details' how to transform 
a 3-D path connection problems into a state space problem. The construction of 
the e\•aluation fuuction will be discussed in the following section. 
Based on the multi-layer VLSI routing model, the 3-D path conuection prol:Jlem 
can be transformed into a state space problem P = (s,O,G), where sis the initial 
grid point, G = { t} is the goal state set (we assign either of the two grid points as 
the initial state and the other as the goal state), and 0 = {oJ.o~,o.1,o4,os,oo} is 
an set of operators defined as follows: 
o1(x,y, z) = (x- 1, y, z) if the grid point (x- 1,y, ::) is a1•ailable and x > 1 
0:1(x, y, z) = (x + 1, y, z) if the grid point (x + 1, y, z) is a1·ailable and x < m 
o3 (x, y, z) = (x, y - 1, z) if the grid point (x, y- 1, z) is available and y > 1 
o1(x, y, z) = (x, y + 1, z) if the grid point (x, y + 1, z) is available and y < n 
o5 (x, y, z) = (x, y, z - 1) if the grid point (x, y, z - 1) is available and z > 1 
o0(x, y, z) = (x, y, z + 1) if the grid point (x, y, z + 1) is available and z < p 
where (x, y, z) is a state of the state space corresponding to a grid point in the 
3-D grid graph, and the size of the 3-D grid graph is m x n x p. A solution to 
the state-space problem is a finite sequence of applications of the operators that 
migrates from the initial state s into the goal state t. In this way, a 3-D path 
connection problem can be transformed into a state space problem. 
3.4 Design and Analysis of Our A* Algorithm 
Like other maze path connectiuu algorithruo, thio al~oritlun consists t.f tht~ two 
consequent ph111leS: Explom!irm and Dacktrace and C/earauce, In the first phm;~, 
the algorithm starts from the initial state s to search the goal state t. Once t is 
reached, the algorithm enters the second pha.>e, tlmt is, to trace lmck the shortest 
path among the states that have Leen traversed and to clear the m<1rks made during 
the e:-..1Jloration. In contrast to other path connection algorithms, this algorithm 
adop:s A" search technique of AI to guide the searcb process and uses a novel 
~acktrace method to retrace the shortest path connection. 
3.4.1 Representation of the state space problem 
The state space problem P = (s, 0, t) is represented as a 3-D binary array 
Jv/(1: m,1 n,1: p). An element of lv!, :vt[x,y,zj, corresponds to the state 
< x, y, z > in the state space defined by P, i.e. '0' stands for the state that has 
not been reached and '1' indicates either the state that has been explored during 
the exploration or the corresponding grid point has been occupied Uy other nets' 
connection. 
Note that in this routing representation we do not keep any backtrace infonnation, 
such as predecessor pointer, at state nodes. This is because this algorithm uses a 
novel backtrace technique which can identify the predecessor state of a state from 
the information associated with the state. As a result, we do not need a great 
amount of memory to be used for storing the backtrace information for all the 
state nodes, most of which are not used in a path connection problem. Details will 
be presented shortly in this section. It can be seen that from this representation 
that we use onlJ' 1 bit for a grid point. It is obvious that it is the most economical 
representation for grid-based routing. 
I 
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3.4.2 OPEN and CLOSED 
In addition to the 3-D l,inary array Mused for reprr;'!;enting Uw stule space problem, 
two auxiliary linear lists are used iu tl1is algorithm: OPEN and CLOSED. The 
linear list OPEN is used to store all the current froutier stntes and tl1e lim~iif list 
CLOSED is used to slore all explored states which are used fur backtrace. The 
logical structures of OPEN and CLOSED are shown in Figure 3.2 nnd Figure 3 . .1 
respecth·ely. 
< n1 > i < n2 > I . I < n; > I ... 
g(nt) I _q(n2) I g(n;) 
Figure 3.2: The logical structure ofOPU'i 
<n1 > <n2> 
f(n!) I f(n2) 
··· I< n; > 1-·· 
I J(no) 1 .. 
Figure 3.3: The logical structure of CLOSED 
In the above figures, tlle parameter < n, > stands for the frontier state n, tlle 
parameter f(n;) is the value of the evaluation function for the staten;. tlle pa-
rameter g(n;) is the value of the actual cost of the path from s to n; , and the 
parameter h(n;) is the value of the predicated cost of the path frOm n; to I, where 
i = 1, 2, · · ·. In order to increase the efficiency of the exploration we always put a 
frontier state node into OPEN at its head and pnt an explored state into CLOSED 
at its tear. When selecting a frontier state in the exploration, we always scan the 
linear list OPEN from the head to the tail. When backtracking a shortest path in 
the backtace and clearance, we always scan the linear list CLOSED from the tail 
to the head. 
3.4.3 Exploration 
It is well-known that the key problem to enhance the efficiency of a shortest path 
connection algorithm is how to reduce search space in the state space since the 
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eomputational timt' of a path connection algurithm is propnrlioual to it~ searr:l1 
space. The exploration is an ordered Beard! J!rOCf!Sii which is guidf~d by tlu~ evalu-
ation function defined in Equatiou 3.1. The evaluation function b a lllf:ilSUremcnt 
to judge which frontier state is more promi~ing than the others. 
f(n) ""g(n) + h(n) (:u) 
In this equation n is a frontier state, g(n) is the leugth nf the slwrtest path con-
neding the initial states and the frontier staten and h(n) is an estimation of the 
length of the shortest path connecting n and the goal state t. 
To derive the functions g(n) and f(n) we assume that np is the predecessor state of 
n, that is, np was the state through which n was reached, and that s :=:< x., y, z, >, 
t :=:< Xt, YhZt >, n :=:< x,y, z >, and np =< Xp, yp, Zp >,where 1 5c x,x1, x,xp:::; 
m, 1 5c y.,yr,!J,!Jp 5c n, 1:::; z,zt,z,zp 5c p. The function ,q(n) can be computed 
by Equation 3.2 and the function h(n) is computed by Equation 3.3. 
g(n)= 
{ 
0 
_q(np) + l 
ifn = s 
otherwise 
(3.2) 
(3.3) 
It can be seen that the function f(n) works as an estimate of the length of the 
partly completed path connecting s and t and passing through the state n. In fact, 
it is a lower bound of the partly completed path whose frontier is n. In addition, it 
is not difficult to observe that h(n) is a lower bound of the shortest path connecting 
nand t. Therefore, this evaluation function satisfies the properties of .4' algorithm 
and thus this path connection algorithm is admissible. Since the objective of this 
algorithm is to find a shortest path connecting s and t, this algorithm always givt~ 
priority to the state with minimal f to expand. \Vhen there are more than one 
frontier states whose f are the minimum, we choose the state whose I! is minimum 
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among th~ru to expand. Thi~ is due to the fact the frontier state with minimal It 
among them is the near~st one to the goal state t, and therefore it is exp~ct~d that 
from this frontier state the goal state l could be reached quickly. 
Starting fmm the iuitial state s, the exploration is to search tile goal state t Ly 
c.>ploring the frontier states orderly according to the dynamically generated eval-
uation information. The exploration is a loop of 'selecting-and-cxpandir1g'. By 
selecting we mean selecting a frontier state from OPE:\ and by expanding we re-
fer to producing all the unexplored neighbour states of a state. Initially, the cmly 
frontier state is s, and no state ]las Leen explored. Therefore we put s together 
with its g(n) and h(n) into OPEN, and leave CLOSED empty. Then, we select a 
frontier state n from OPEN according to the evaluation information. Vo.'e check all 
the une;,:plored neighbour states of n oue Ly one to see if they are the goal state 
t. lf ~he goal state is found, then the exploration terminates and the control is 
shifted to tile procedure of Lacktrace and clearance; lf it is not found, then we 
insert it, together with g(n) and h(n), into OPEN. This is so-called expanding. 
After expanding we move n from OPEN to CLOSED. This is a round of 'selectiug-
and-eJ..:panding'. The process of 'selecting-and-expanding' is repeated until either 
tis reached or OPEN is empty. If the latter situation occurs then no path exists 
between s and t. 
It can been seen that every node, n, in OPEN corresponds to a partly completed 
path connection from s to t passing through the frontier state n. On the path, 
the part from s to n has been completed, while the part from n to t has not yet 
been completed. The course of tbe exploration is illustrated in Figure 3.4. In that 
figure, circles filled with black represent explored states, unfilled circles stand for 
unexplored states, and circles v.ith shadow are frontier states. The part consisting 
of solid lines is the completed part of the candidate path while the part consisting 
of broken lines is the uncompleted part of the candidate path. The frontier state n 
is the expanding frontier state. Figure 3.4(a) and Figure 3.4(L) are the situations 
before and after expanding the frontier staten, respectively. The algorithm for the 
exploration is described below: 
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Figure 3.4: Exploration 
Algorithm 3.2 Exploration 
1. put initial state s, together with g(s) and h(~), into OPEN; 
2. ifOPEN=¢then 
3. exit with failure; 
4- select a frontier staten from OPEN accarding to the heuristic informa-
tion; 
5. ifn=t then 
6. exit with success; 
7. M(n} = 1; 
8. calculate f(n); 
9. remoue n from OPEN and put it, together with f(n), onto CLOSED; 
10. e=q>und n to find new frontier states and for each of the frontier states, ,, 
(a} calculate g(q); 
(b) calculate h(q); 
(c) push q together g(n) and h(q) onto OPEN. 
11. go to 2. 
The exploration algorithm can be better understood by demonstrating the process 
2 
3 
' 
5 
6 
s 
t 
2 3 5 6 
Figure 3.5: An instance of th~- stJrtest path connection problem 
for an instance. For simplicity, we ·.1se an instance of the path connection problems 
in single-layer routing. For the 3-D path connection problems the idea is just the 
same. In addition, ror the comenience of presentation we use the dual graph of 
the grid graph tc ~epresent the path connection problem. On the dual graph the 
tenninals located at the grid cells rather than at the grid points. Figure 3.5 shows 
an instance of the ~hortest path connection problem and Figure 3.6 ;!:tows the 
process of the exploration. 
In Figure 3.6, the column 'State Space' displays the status of tbe state space 
problem, the columns 'Ol>EN' and 'CLOSED' reflect the status of OPEN and 
CLOSED respectively, the column 'n' is the state that is selected to expend, and 
column f(n) is the value of the evaluation function for n. Each row in this figure 
corresponds to an intennediate status of a round of 'selecting-and-expanding'. If 
state n is selected to expand in round i, for example, the status after the expending 
is displayed in the following row. For this problem the exploration takes four rounds 
to get to the goal state t =< 5, 3 > from the initial state t =< 2, 4 >. The value of 
f(t) indicates the length of the shortest path. For this instance, the length of the 
shortest path connection is 4. 
Please note that if t is reached it means that there exists a path between s and t 
but we still do not know what the shortest path is. Hence we need to backtrack 
the shortest path traversed and clear the marks used during the e~:ploration. 
I 
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Figure 3.6: The process of exploration 
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3.4.4 Backtrace and Clearance 
Once the target grid poiut tis reached, the algoritlnu enters the phase of lm.c:ktrace 
and clearan~e. The task of the backtrace and clearance is to lind the shortest 
path traversed during the exploration and clear the marks used for the next path 
~onnection. 
To the best of our knowledge, all other existing algoritl1ms for shortest path con-
nection have to keep the backtrace information at explored grid pohlts. Therefore 
at each grid point we must allocate some memories for retaining the backtrace in-
formation. As a result a large amount of memories need to be used. In contrast to 
the other algorithms, this algorithm does not need to store any predecessor point-
ers because it backtracks tbe shortest path by computing instead of utilizing the 
predecessor pointers. 
This backtrace technique is based the following observations: first, the predecessor 
state of n must be one of the six neighboring states and stored in CLOSED; second, 
the value of f(n) of the predecessor state of n equals either j(n) or f(n) - 2. 
Therefore, starting from t and terminating at s, by using such a technique the 
algorithm can backtrack the shortest path traversed duriug the exploration. To 
clear the marks used in the exploration the algorithm simply restores the states 
which are stored in OPEN and the states wl1ich are stored in CLOSED but not on 
the shortest path connection to '0'. The procedure of the backtrace and clearance 
is shown in Algorithm 3.3. 
Figure 3.7 illustrates the process of the back trace and clearance for the path con-
nection problem shown in Figure 3.5. Starting from the goal state t =< 5, 3 >, the 
backtrace and clearance finds its predecessor < 4, 3 > since j( < 4, 3 >) = f(t) = 4. 
Similarly, it can find the predecessor of< 4,3 >,and so on and so forth, until the 
initial state s is reached. In this way the shortest path is found. The arrows in 
the figure shows the tracks of the back trace and clearance. The status of the state 
space shown in the 4th row is the situation when the shortest path has betJn found, 
and the status of the state space shown in the 5th row is the situation after the 
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mn.rks have Lceu cleared. 
Algorithm 3.3 Backtracc and Clearance 
1. q = t; 
2. while q of. s do 
(a) find a neighboring stole p of q iu CJ,OSED such that j(p) = f(q) 
or j{p) = f{q)- 2; 
(b) output p; 
(c) rcmoue p from CLOSED; 
I~=='=}=:=~=Yn=q=;=;=~=E=A='=w=C==LO==SE=D==,,=M=(n=)=~=o=,==============J ~ 4. erit with success; 
3.4.5 Algorithm analysis 
This proposed A• algorithm has the followiug properties: 
Property 3.1. The algorithm can guarantee to lind a path connection between s 
and t if one exists. 
Proof. From the algorithm we knoll' that all frontier states are stored in OPEN at 
any time during the exploration, and that the algorithm will not tenninate until 
either the goal state t is reached or OPEN is empty. So, the goal state t must be 
reached as long as it is reachable from the initial state s. This means that the 
algorithm can guarantee to find a path connecting s and t if one exists. 0 
Property 3.2. The algorithm can guarantee to find the Rhortest path connection 
between s and t. 
I 
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Figure 3.7: The process of backtrace and clearance 
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Prorj. Let q == lx1 - x,l + IYt -y,l + lz1 - Z,j. It CiL/1 l>e ~eer1 that the hmgth of the 
shortest path connection l>etween s and tis equal to or greater thau <}, tt.lld tlmt 
the length must be q + 2j, where j == 0, I,· · ·. As mentioned earlier iu this section, 
the e.xploration is a loop of '~electing-and-expanding'. Once a selected staten has 
been expanded, new potential path connections are gcuerated and kept iu OPEN. 
In this way all the potcutial path connections between·' and tare kept in OPEN at 
any time. Since this algorithm always select a state with minimum f(n) to expaud, 
the algorithm tries to find a path connection between sand t whose path lcugth 
is q. If no such a path exists the algorithm then tries to flnd a path connection 
between sand t whose path length is q + 2; · · ·• This algorithm never explores t!JC 
goal state t among the states which are q + 2(i + 1) away from the initial state t 
before all the states which is q+2i away from the initial state t have been explored. 
Thus, this algorithm can guarantee to find the shortest path connection between s 
andt. o 
The computational time of the algorithm consists of two parts: the computational 
time spent on the exploration and the computational time spent on the backtrace 
and clearance. First of all let us look at the computational complexity for the 
exploration. In the best case, that is wl1ere there is no obstacle between s and t, the 
search space just covers the states on the shortest path found and the neighboring 
states adjacent to those states on the path. Hence the total search space is limited 
to 5l and thus the computational complexity in this case is O(l), where I is the 
length of the shortest path. In this case the search space for the LM algorithm is 
~1 3 +r + ~l, that is 0(!3) [104]. 
In the worst case, that is where there are a significant number of obstacles between 
s and t, the search space is bounded to the states on the paths between s and t 
whose length is less than or equals to l. Let J::.x = lx1 - x.l, t::.y = IYt -y,l, and 
f::.z = lzt- z,l; where s =< x, y., z. > and t =< Xt. y1, z1 >. Then the total search 
space is bounded to a cubic container whose size is (L'>.x+2d) x (t::.y+2d) x (f::.x+2d), 
where d = (l- (Ax+ L'>.y + L'>.z))/2. Figure 3.8 illustrates the search space. 
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Figure 3.8: Tlw search space in tllc worst case 
Hence the search spaceS= (Ll.x + 2d) x (Ll.y + 2d) x (.6.z + 2d). 
Since 
I= (.6.x + .6.y + .6.z) + 2d 
Then 
(.6.x + 2d) + (.6.y + 2d)-:- (.6.z-:- 2d) = l + 4d. 
When (.6.x + 2d) = (.6.y + 2d) = (.6.z + 2d) = l+t1, the maximum search space 
SM= = (!:!f!!)3 • Therefore the computational complexity in this case is 0(13). 
The computational time for the backtrace 8lld clearance is proportional to the total 
number of states in OPEN and CLOSED, and thus proportional to the search space. 
Thus, the computational complexities for the backtrace and clearance are O(l) in 
the best case and 0(13) in the worst cases, where l is the length of the shortest 
path. Hence the computational complexities for the A' algorithm in the best c'l.Se 
and in the worst case are 0(1) and 0(13) respectively. 
The space used by this algoritl1m also consists of two parts: the space used for 
representing the state space M and the space used for OPEN and CLOSED. The 
space used for M is m x n x p bits, while the space used for OPEN and CLOSED 
is proportional to the search space which is 0(1) in the best case and 0(13) in the 
worst case. 
C/wp. :J: A' tll!lorithm A11proach to :J-D S/wrleHI Path Comwdiou Probl"m :l9 
3.5 Case Study 
ShJce there arf' JlO Leuchmarks available for tl1c 3-D puth COilllL'<:tiOJJ pwblr:m, it 
is impossible for u~ to compare ;u)(] contrast tlw pcrforman~e c1f this algc1rithm 
with that of the other path connection algorithms. In order to deiiiOJJStrat.e tlw 
perforrnauce of tl1is proposed algoritllm, we apply the alguritlun on the two patl1 
connection instauces shown in Figure 3.9 aud compare and contrast the perfor-
mance of this algorithm with that of the famous Lee algoritl1m. We would like 
to point out that the path connection problems shown in this fil,'llre are not 1,<iven 
in grid graphs. In fact we present them in grid cell graphs for the convenience of 
representation. Since it is difficult to illnstrate the search space for 3-0 path con-
nection problems, we use two 2-0 path connection instauces. Figure 3.9(a) shows a 
path connection problem in which there are no obstacles, while Figure 3.9(b) shows 
a path connection problem in which there are a sigiiificant number Clf obstad~s. 
Figure 3.10(a) and Figure 3.10{b) show the search spaces of our algorithm and the 
Lee algorithm, respectively, for the first path counection problem. Figure 3.11(a) 
and Figure 3.ll(b) show the search spaces of our algorithm ru1d the Lee algorithm, 
respectively, for the second path connection problem. For the first path connection 
our algorithm explored 31 grids while the Lee algorithm explored 221 grids. For 
the second path connection problem, our algorithm explored 62 grids, while the 
Lee algorithm explored 428 grid grids. It is not difficult to understru1d that the 
difference of search space between the two algmithms will become larger and larger 
as the size of problems and of the number of routing layers are increa.sed. 
3.6 Variations of the A' Algorithm 
In practical multi-layer VLSI routing, the shortest path .~onnection is not just lim-
ited to finding the shortest path connection between two grid points. Sometimes 
we need to find the shortest path connection between two sub-wires. By sub-wire 
we mean a colledion of interconnected wire segmenL~. In addition, to minimize the 
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Figure 3.10: The search spaces for t-he first path connection problem 
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Figure 3.11: The search spaces for the second path connection problem 
number of layer .:hanges is desirable in multi-layer VLSI. :\loreover, in performance-
driven routing, crosstalk issue must be considered in a path connectiou algorithm. 
This section discusses three variations of .4• algorithm: the first one is the shortest 
path connection between two sub-wires; the second one is the shortest path con-
nection with minimization of layer chang~; and the third one is the shortest path 
connection with minimization of crosstalk. 
3.6.1 The shortest path connection between two sub-wires 
The shortest. path connection problem between two sub-wires can be transformed 
into the state problem P "" (S, 0, G), where Sis the set of tho states corresponding 
to the grid points on one sub-wire and G is the set of the states corresponding to tho 
grid pe>ints on the other sub-wire. This path connection algorithm can be modified 
slightly to satisfy the new need. The following algorithm is the \'ariatiou of the 
shortest path connedion algorithm. lu this variation, we combine exploration, 
ln1r.ktrar.t• and rh•arance into one complr•tc algoritJun. 
Algorithm 3.4 The Shortest Path Connection Between Two Sub-
wires 
1. for V.• E S, pv;·f, the slvt~ ~. loge/her v1ith g(s) ~~~d h(.,), <mlo Of' EN: 
!!. if OPEN=¢ /hun 
S. exit with failure; 
.f. select a frontier s/~tc u from OPEN acaording lo the h~uri.1tic ir.furrnali<m: 
5. iftl = t then 
6. go to 9; 
7. AJ(n) = 1; 
8. C<J/cu/ata f(n): 
9. remove n from OPEN and put it, together with f(rl). onto C!JJSED: 
10. expand n to fir~d new frontier states and for each of the fnml•er .,luk.• q: 
(a} calculate g(q); 
(b} C<Jicu/ate h(q): 
(c) pu.•h q logct/,er g(tt) and h(q) onto OPEN. 
11. go ta 2; 
1!!. q = t; 
iS. while q ¢ S do 
I 
'I 
(a} find a neighboring stale p of q in CLOSED such that f(p) = f(q) or I 
J(p) ~ f(q)- 2; 
(b) output p; 
(c) remove p from CLOSED; 
(d)q=p; 
1.f. forVnE OPENarCLOSED, M(n) = 0; 
15. e:cit with 8tiCCC8B. 
In fat·t. thi~ l'ariatiou of tlw path 1·muu~cti1m alf_\oritluu i . ., u.<,£,1] in t]H, hyJ,rid ap-
proaeh tl' ~witdJiliJX mutiu)'; w!JirJ, i~ presi'!J!.<'d in twx! dmpt!~r. 
3.6.2 The shortest path connection with minimization of 
layer changes 
To minimize rill' num\,er of layer ch;mges. we as~if,'TI a pen;dry cost to tr;iversing the 
grid in the dirtoction of Z-a:xis. To implement this we ~imply replace Equatil,n :'..2 
with Equation 3..1. 
g(p) = { ;(q)-;- 1 
q(q}+2..\+l 
if p = s 
if (p #- .~)J.:(~ = Zq) 
othendse 
(3.4} 
where q is the predecessor oft he frontier grid point p, : aud ~q are Z-axis cr,nrd'l!lates 
of p and q respectively, ..\ = m * n * /. 
In this way, it is guaranteed that the path connection funnd b~· thb a!gorith!il has 
minimal layer changes. It should be pointed out that the JlrOcedure of l>acktrace 
and clearance needs to be modified slightly. In this circumstances tlJP prcdf'\'r.ssor 
state of n must be one of the six neighboring states stored in CLOSED aud the 
value of f(n) equals either j(n), f(n)- 2, or f(n)- 2),- 2. 
3.6.3 The shortest path connection with minimization of 
crosstalk 
In performance-driven VLSI routing, crosstalk is an important issue. Crosstalk 
is a parasitic coupling between neighbouring wire segments due to the mutual 
capacitance and inductar,ce. Excessive crosstalk compron1ises noise margins, and 
possibly results in fal~e receiver switching. Crosstalk can be minimized by making 
sure tbat no two wire segments are laid out in parallel or next to eaclt other for 
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long..r tlmt n giv('n parameter L,.,"~· Our A" algorithm can be mocli!i~d ~lightly to 
meet this need. 
\\'hat we have to do is to insert a field /; iuto the node n; i11 OPEN, wlmrc i = 
1, 2. · · ·. The field I; records the total wire length of the partly finisl1erl path whidJ 
parallel or uext to other wire segments. When I; excesses Lmaz, we remove the 
node II; from OPEN. i11 this mauuer we can guarantee t!mt there is no path found 
by this .-1." algorithm has no more than L,"""' length of wire segment that parallel 
or next to other wire segments. 
3.7 Summary 
In this chapter we proposed an .4" algorithm method to the 3-D shortest path 
connection problem for multi-layer \'LSI routing. The new metlwd trm1sforms the 
shortest path connection problem into a state space problem of AI, and then uses 
A." algorithm search teclmique to solve the state space pro!Jlem. This .4.' path 
connection algorithm has the following advantages: 
• It can guarantee to find a pat!J between a pair of terminals of a net if OtJe 
exists and the path found is surely the slwrtest. The guarant('C of finding au 
optimal solution is the major concern in VLSI routing. Tllis io the key to the 
popularity of the Lee algorithm. 
• It achieves high computational efficiency. This A' algorithm method uses 
heuristic information to guide the search in the exploration phase and there-
fore reduces the search space. Since the search space is proportional to the 
computational time, this A' algorithm method is computationally fast. It 
has been proven in this chapter that the computational complexity is O(n) 
at the best case. Thus it is suitable to be used in a routing environment 
where the routed nets are spare. 
• Tlle requirement for the memory space is small. It can be seen from the 
reprt•sentntiou tlmt il u~c5 I bit for each grid point, while t!Jc r,tber J,rrid· 
ba:;ed path conuection metlwds uses at least 2 Lit per grid. This r~con!Jmir:al 
rl•presPJitaliou benclits from our uuvel backtn.u:e and clearance teclmique. 
• It is flexible. This .4" algorithm method can Le easily modified to rTJL'f~t diffr~r­
ent practical demauds. The shortest path connection algorithm between two 
sub-wires, the shortest path CO!mection with minimi1'.atkm of layt'J" chan!!;~ 
and the slwrtest path connection with minimizaTion of crosstalk are all tl1e 
e\'ideuces to support this claim. 
It must be noted howe\·er that this algorithm needs two auxiliary data structures: 
OPEN aud CLOSED. It can be seen that the total number of nodes in OPEN and 
CLOSED is the number of the explored grid points, or the search space. Therefore, 
when the search space is huge this algorithm needs a significant amount of memory 
space for OPEN and CLOSED. Thus we can conclude that tlJiS algorithm is suitable 
for those shortest path connection prololems whose problem space is huge while its 
search space is relatively small. In other words, this algorithm is ouitable to use in 
a large scale VLSI routing environment where the potential path leng;th is not too 
long or there are not too many obstacles. 
Chapter 4 
Hybrid Approach to Switchbox 
Routing Problem 
Switchbox routing is an intractable problem in \'LSI design automation. From 
computational point oi view, switchbox routing problem is NP-complete [42]. It is 
·So difficult to tackle th~:.t no proposed awroaches can guarantee to lind a feasible 
routing solution even if one exists. In fact, no approach has been found tu determine 
whether a switchbox routing problem is solvable or not. 
Aiming at achieving high routing completion rate and high cmnputational effi-
ciency, we present a new approach to the switchbox routing problem in this chap-
ter. This approach is a combined knowledge-~ased and algorithmic one, benefiting 
from both the high routing completion rate of knowledge-based approaches and the 
high computational efficiency of algorithmic approaches. Because of this, we also 
call this approach hybrid approach. Basically, tllis hybrid approach is based on a 
new knowledge-based routing technique, namely synchronized routin,q, we present 
in this chapter. It combines some modified well-known algorithmic routing tecll-
niques, such as rip-up. 
In this chapter, we fil1lt formulate the sw:itchbm routing problem. Then we outJinc 
this hybrid approach. After that we discuss the routing techniques used in the 
hybrid approach in detail, and present how to integrate the routing techniques into 
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a system. Next, the implementation issues arc dh;cussed and llXperimentaJ results 
are given. Finally, we summari7.r. this research. 
4.1 Problem Formulation 
A switch box is formally defined as a rectangular region R(h x w), where h and 
w are positive integer,;. Each pair (i,j) in R is a [,'Tid point. The 011< and ft!l. 
columns are the LEFT and RIGHT boundaries respectively. Similarly, t11e oth and 
w1h rows are the TOP and BOTTOM boundaries respectively. The connectivity 
and location of each terminal are represented as LEFT/k] = n, RIGHT[k] = n, 
TOP[k] = n, or BOTTOM[kj = n depending upon the boundary of the switchbox 
it lies on, where k stands for the co-ordinate of the terminal alone the boundary 
and n is a net label specifying the net that the tenninal belongs to. In particular, 
n = 0 means there is no terminal there. 
Since it is assumed that the terminals are fixed on the boundari<os, the routing 
area in a switchbox is fixed. Switchbox routing is to connect the terminals with 
the same label for all the nets on available routing layers and within the routing 
region subject to technological constraints. The goal of the switchhox routing is to 
interconnect ali terminals belonging to the same net with minimum total length. 
Figure 4.1 is an example of two-layer switchbox problem and its solution. Here, 
TOP== [0,1,5,6,4,3,0], BOTTOM== [1,2,5,2,2,0,3], LEFT= [1,5,0,5] and 
RIGHT= [4,3,6,2]. 
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Figure 4.1: A switclJbox routing problem and its solution 
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Notice that a two-layer switchUox routing problem is much more dmlJ~nging dHw 
a multi-layer one Uecuuse it has less resource (trar:ks) lind thus Juts more conflicls 
amongst the nets in the switchbox. This research focusr~~ on two-layer switchbr,x 
routing problem. 
4.2 Outline of the Hybrid Approach 
As discussecl in Chapter 2, the existing approaches to the switch box routing prob-
lem can be divided into two categories: algorithmic approaches and knowledge-
based apprc.aches. Generally speaking, algorithmic approaches are fast in their 
computation speed. In switchbox routing however, there are some aspects that do 
not lend themselves to an algorithmic approach. Modeling, for example, is one of 
the aspects. It is known that the crucial problem in solviHg tl1e switch box routing 
problem is how to find and resolve the conflicts among the nets in a switch box. 
The conflicts result from the cornpetitioH for the resource (tracks) in the switch-
box. However, the conflicts arc difficult or impossible to be modeled. Because of 
this reason all the algorithmic approaches are heuristic nnes. As a result, 11·1icn 
connecting a net, algoritlJmic approaches are not able to judge how the wires of 
one net will interact with that of the other nets, and thus they are uot able to 
achieve high routing completion rate. 
In contrast to algoritl:tmic approaches, knowledge-based approaches can achieve re-
markably high routing completion rate because they can use human routing experts' 
knowledge and expertise to discover and resolve potential conflicts among the nets 
in a switchbox. However, as U1e knowledge and expertise involved in the switchbox 
routing is extremely complex, the knowledge-based approaches have excessively 
large knowledge base(s). As a result, it is not easy to match the rcle1·ant knowl-
edge in the large knowledge base(s) and resolve the conflicts among the matched 
knowledge. Due to this reason, the inference process on the knowledge base(s) is 
not efficient and consequently the computation speed is very slow. Another prob-
lem for knowledge-ba.sed approaches is that knowledge-based systems are usually 
not sta:udaloue because they urc implemented on a knowledge-!Ja~ed Hystem devel-
opment platform. Hence, they ure diflicult to be emb~ded into real VLSJ routing 
s.vstems. For example, lNEAVER, the most nueeessful knowledge-based systrm1 for 
switchbox routing, Wl!.'l implcme:uted in OPS5. 
Aiming at achieving the high computational efiidency of algorithmic approuclws 
and the competitive routing completion rate of knowledge-based approaches and 
overcoming their deficiencies, our hybrid approach makes use of live routing tech-
niques: pattern routing, corner routiu.'l, synchronized routing, rip-up and muzc 
routing. Some of these routing techniques are algorithmic ones while some of them 
are knowledge--based ones. Pattern routing is a geometry-based routing teclmique 
which is used for connecting some terminals that are in several special patterns. 
Corner routing is a knowledge-based routing technique which finds the connections 
at the four cornero. of a switchhox. Synchronized routing is another knowledge-
based routing technique inspired by human experts' routing style. Rlp-up disman-
tles some connections which prevent the other nets' connection. Maze routing is 
the variation of the 3-D shortest path counection algorithm which we presented in 
the previous chapter and used for connecting two sub-wires of a net whose con-
nection involve a detour connection which synchronized routing is not compete to. 
Each of these routing teclmiques is used in a particular stage of switch box routing. 
These routing techniques operate on the same design data and are harmonized by 
a central control program. They cooperate each other to achieve fl!.'lt and quality 
switchbox routing. 
4.3 Routing Techniques 
This section discusses in detail the routing techniques used in this hybrid approach. 
In order to facilitate the presentation we would like to introduce some terminologies 
and the intermediate status representation of a switchbox routing problem used 
throughout this chapter. 
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Row-tracks and colunm-track~ are the horizontal and vertical gird lines iruposr'd iu 
a switdJ!Jox respectively. Sub-wire is a maximal connected component of tim wire 
segments of a net. Activ~ sub-wire is the sub-wire that i~ being extended. Ext.wding 
]JOint is a properly selected point at a sub-wire from which tlw ~ub-wire is to be 
extended. Actiue extending point is the extending point em an active sub-wire. 
The intermediate status of a two-layer switcl1box routing pro!Jlem R w:itlJ h row-
tracks and w column-tracks is represented in two (h+2) x (w+2) integer matrixes 
M 1 and Jvf2 , which reflect the status on tlle first and the second layers respectively. 
If grid point < i,j >on the first (second) layer is occupied by Net n, then 
J\Ii[i,j] = n (M2[i,j] = n); otherwise Mi[i,j] = 0 (M~[i,j] = 0), wl1ere 0 :5 
i S (h + 1) and 0 S j :5 (w + 1). Figure 4.2 is an example of tlw intermediate 
status representation. Figure 4.2(a) shows a partially completed solution to a 
switchbox routing problem and Figure 4.2(L) displays the status representation for 
the partially completed routing. 
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Figure 4.2: Problem representation 
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In ord('r to imlicale the po~itions of tlm ext\•mling points in a ~witchlmx, we uti]i1JJ 
a (h + 2) x (w + 2) IJinary matrix A dive. Acti11e[i)U) = I rrwan~ t]Jil.t t!Jcre is 1111 
extending point at the grid< i,j > aJH.l AL1.iue[i)[.i) = 0 rneaus that thr~re is not 
any c."\lcndingpoint there, whercO :5 i :5 (h+l) ami 0 ::;j :5 (w+I). Furthwnnre, 
we use Row .. M ir1(i)[n) and Row ... A-f u:t[i)[n) to represcut the minimal 1111d JllfiXiw:J.] 
number of Net n toLe 1LIIowed to cross row-track i respectively, where I :5. i :5 h. 
lnitiall~· the~· arc comput(•d by Equations 4.1 and 4.2: 
Raw .. Minii)ln) = min{T[ij!n), Blij[n)} (4.1) 
Raw .. Max[i)[n] = mux{T~ij/nj,B(ijl,n]} (4.2) 
where T/i]\n] and B[i][n] are the number of the terminals at and abo\"e the row 
track i and the number of the tenninals at and below the row track i respectiveJ.l•. 
Similarly, we denote Column ... Min[j]jn) and Calumn ... Maxij)[n] as the minimal 
and maxhnal number of Net n to be allowed to cross column-track J respectively, 
where 1:::; j:::; w. Initial!)' they are computed by Equations 4.3 and 4.4: 
Column ... Min[.i)[n) = min{LU]jn], R[j][nj} (4.3) 
Column..Max[.i)[nj = max{L[.iJ[n), R[.iJ[n]} (4.4) 
where LUJ[n] and R[.i][n] are the number of the terminals at and above the column-
track j and the number of the terminals at and below the column-t.rack j respec-
tively. The values of Row .Min, Raw..Max, Coltlmn.Min and Column .. Max are 
dynamically changed in response to the status of a switchbox during the process 
of the swltchbox routing. Once a wire segment of Net n has passed cross the 
row-track i, for example, the values of Raw..Min[i][n] and Row..Max[i][n] w:il1 be 
deducted by 1. 
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4.3.1 Pattern routing 
In studying the succl>ssful routing solutions for the switchlwx routing proJ,]ems WH 
found that although diffcreut switchhox routers produce different solutions for a 
switchbox routing problem, the connections for some particull!.f tenniiJa) patterus 
are almost identical, and that for the same terminal pattern they always u~e the 
same way to cormret it in solving different switch!JOX problems. Pattern routing is 
a special routing procedure which can identify some terminal patterns and connect 
them in specific manners. 
There are two such terminal patterns. The first pattern is that two terminals of 
a net are at opposite parallel boundaries of a row or column. For this pattern a 
straight wire segment is used to connect them. This type of pattern routing is 
performed under the reserved routing model and serves as a priority routing in this 
hybrid approach. As a convention we assume that the terminals at the left and 
right boundaries originate from the same layer and tl1e terminals at the top and 
bottom boundaries originate from the other layer. However, it will be shown in 
neXt chapter that a terminal can be arranged to exit on either layer in post-layout 
optimization. Algorithm 4.1 describes this. 
Algorithm 4.1 The first type pattern routing 
furi=ltohdo 
if Left[i] = Right[i] then 
COTJnect( < i, 0 >,< i,w + 1 >, 1); 
furj=ltowdo 
if Top[Jl = Bottom[j] then 
COTJnect( < O,j >, < h + l,j >, 2). 
In this algorithm, the procedure connect(< i1, iJ >, < i2, h >,I) produces a wire 
segment connecting grid points < i"j1 > and < i2,j2 > on layer I, where 0 ~ 
I 
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i 1 , i~ ~ (II+ 1), [) ~ )J.h ~ (w+ 1) am.ll ~ I :S 2. Figure ~.3 shows tlw statu~ of[))/) 
Bur~lcin "s diflicull switchbox [lll) after applying thi~ type of pattern routin~;. !t e:u1 
been srPn from Figurf' .t.3 that this typ1: of cunnectiou ].<, the shortest conrH,ctim' 
for the pairs of termin;tls, and fllfl:?t impnrtatttly, it ll'ill 1111t r:x~rt h<Jril.rmtal r1r 
\'Crtkal constraints on nn~· other terminals and tJ,erefore the co:mneclir•n will 111ot 
affect the succeeding connections for the other nets in thr. switr:h!Jflx 
"0:. "-',. '" """ '""' ,., '". 
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Figure 4.3: TI.Iustration of the first type pattern routing 
• .l.nother terminal pattern is that a pair of terminals of a net are on two adjacent 
boundaries. For this terminal pattern, we connect them in two perpendicular joint 
wire segments, one of which is on a layer and the other is on another layer and 
they are interconnected through a via at the joint grid point. Figure 4.4 illustrates 
this type of pattern routing. 
In Figure 4.4, we assume that Lejt[i] = Top[j) f. 0. We must point out that 
this pattern routing can be performed only when the connection will not affect the 
terminals at Right[i] and Bottom[}], if any. To determine if the connection will 
affect the terminal at Bottom[}), we check if the terminal at Bottom[}) is a terminal 
of the same net with the terminals at Left[ij and Top[JJ. U it is not, then we further 
check the value of Row.Min[i)[Bottom[j)). If Row..Min[i)[Bottom[j)] = 0, then it 
means that a Manhattan connection for the net of the terminal at Bottom[}) will 
he performed beneath row-track i, and therefore it will not be interacted by the 
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F"igure 4.4: !Hustration of the second type of pnttem routing 
net of the terminals T opb"] and Le/t[ij. Similarly we can check if the crmnectiun 
will affect the terminal at Right[i]. 
This pattern routing is implemented by scanning the switch box. aud geuerally it 
might need more than one pass to get it through. The reason for more than one 
pass scan is that a pair of terminals which cannot be connected in a pass might 
be connected in the following passes because of the installtl~· changing status of a 
switch box routing. Figure 4.5 illustrates the process of thio type of pattern routiug 
based on the result of the first type pattern routing shown in FiJ,'llre ?? . This 
pattern routing is completed in two passes. Figure 4.5(a) shows the status of the 
switchbox after the first pass, and Figure 4.5(b) shows the status of tire switchbox 
after the second pass. It can be seen from Figure 4.5(b) that a pair of terminals of 
Net 16 at Left[l2] and Bottom[3] cannot be connected during the first pass because 
Row...Min[I2][2] = 1 at that time. However, after the two terminals of 1\"et 2 at 
Top[19] and Right[13) are connected, Row...Min[l2][2] becomes 0. Thus this pair 
of tenninals are connected in the second pass. 
Like the first type pattern routing, this pattern routing is also performed under 
the reserved routing model avd used a.s a priority routing in this hybrid approach. 
The second pattern routing is presented in Algorithm 4.2. 
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I' ;I Algorithm 4.2 The second type pattern routing 
:I 
,. changed=fasle; 
do 
fori=ltohdo 
forj=ltowdo 
begin 
if Left[i] = TopliJ awl they do not interact with Right[i] rmd BottomiJJ then 
begin 
connect(< i, 0 >, < i,j >, 1); 
connect(< O.j >, < i,j >, 2); 
Actiue[i][OJ = 0; 
Actiue[OJI.j] = 0; 
modify releuar.t Raw...Min ar1d ColumnJ.1in; 
d1anged = true 
wd 
if Left[i[ = Bottom[i] and they do not i11terad with Right[i] a71d Top[j] then 
begin 
conned{< i, 0 >, < i,j >,I); 
conned{< i,j >, < h + l,j >, 2); 
Acti•;e[ij[OJ = 0; 
Actiue[h + l](jJ = 0; 
modify relevant Row...Min and Golumn...Min; 
changed= true 
'"' 
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Algodthm 4.2 The •econd type ofpattem 'outlag (cont.)~~ 
if Riyht[i) == fh>l.i] rmd thr:11 do uot intr~md with Left[i] and Bottomlf] then .
1
•
1
, 
(l~!lirl 
conned(< i,J· >, < i,w + 1 >,I); 
canued(< O,j >,< i,j >,2); 
Adive[ij[w +I]== 0; 
Active[O]lf) == 0; 
modify rdevar!l Row ... A-Iin and Co/urrm ... Min; 
end 
if Right[i) = Bottom[j) and they do not interact with Ltft[i) and Tup[.i] then 
begin 
connect(< i, j >, < i, w + 1 >, 1}; 
cormecl(< i,j >, < h + 1,j >,2}; 
Adivc[i][u• + 1] = 0; 
Adive[h + I][j] = 0; 
modify relevant Raw...Min ami Co/umn ... Afin: 
changed = tr-ue 
and 
end 
(I 
!j 
II 
!i 
,, 
l'=o0o0o1oilo(och=nno9o0odo~=Jo0o1,o0 ).==================~ 
In this algorithm, the logical variable 'changed' monitors the change of the design 
data. Initially it i~ 'false'. When there is any change, it becomes 'true'. ThP 
•:c...ri:lb!c; is used in the termination condition of the algorithm. Tile procedure 
connect(< i1,it >,< i2,i2 >,/)produces a wire segment. connecting grid points 
<il!jl >and <i2,j2 >on layer I, whereO:::; i 1,i2 ::; (h+l), 0 :5j1 h:::; (u·+l) 
andl$1:::;2. 
fJ7 
4.3.2 Corner routing 
lt In~~ lwt'll ub~l'r\'1'<1 1 hill !liP mutual ronstraiuts armmg the net.~ hr tlu~ four crmH·r~ 
of a ~witchLox an• always the stril'tr~st in the ~witchlrr,x. As the r:rmM~quem·r~ of 
thP nnrtual constraints tht•re are uuly fr•w O]rtiuns fnr the lor;al cumJectinu~ at tlw 
four corrwrs. Son\l'tinws there i~ ortly oue couuP.c:tirm optiou irr a trrrrrP.r. As a 
rt"Suh. any oth!.'r connections tlmt l"iolate tlw local comu!ctionJH!UOf/J will nut )Pad 
to a feasible routing. Conmr routing finds tire exclusive r:onnections at the four 
comers of a switchbox sharl'd by all fea..~ilrle solutions. Comer rrmting i~ performed 
under the reserl"ed routiug model and alsr, works as a prir,rity routing. Figure -Hi 
illustrates the basic idl'a behind corner routing. 
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Figure 4.6: Il!ustration of comer routing 
Figure 4.6(a) shows the initial status of the left-bottom -corner of the Bur~tein"s 
difficult switchbox routing problem. Initially, the terminals on tl1e boundaries are 
extended into the switchbox by a unit length. Because corner rontiug is under 
reserved model, tLe tenninals on the left bouudary are extended on one routing 
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la~·er, say lwri::rmtai layer and the termiuals on bottom houudaries are P.Xl!mded 
ou auother routiug layer, ~ay verlicallaycr. Fi&'Urc 4.U(b) shows t.hr: status r;f the 
corner after the t'.'\ten~iun. Jt can been ~(.'Cil iu this figure that a sub-wire ()f ;-..let 3 
and a sub-wire of Net 24 cross each other, and therefrm~ tlte sub-wire of!"\"et 24 can 
neither t"h<UJge layer at the grid point nor go to the right becaust: there is a sub-wire 
of i\'et 17 in thf.' next colmm1 track on the same layer. This forces the sulJ-wire tr; go 
up, and the extending point cannot stop until it meets another ~ub-wire of :\"et 24. 
Since the two sub-wires are on different layers, a via is introduct:d at tl1e cross 
point to connect them. Figure 4.6(c) shows tlle status of tl1e corner after extending 
the sub-wire uf Net 24 at the bottom. After the extension, the sub-wireo of the 
nets origiuated from the left boundary ha\·e to be extended to the right due to 
similar rea5ons. Figure .J..G(d) shows the status of the corner after extending thCise 
sub-wires. Similarly. those sub-wires originated from the bottom bounrlaQ" have to 
be CA1:ended to the top as that is the only option for their extension. Figure 4.6(e) 
displays the status of the switchbox after extending the sub-wires. Tltis process 
does not stop until there is no coustraint imposed on an:· sub-wire at the corner 
of the switchbox. Figure 4.6(f) shows the status of the comer after the corner 
routing. In fact, that is the exclusive connections in the corner of the switchbox 
under reserved routing model. Algorithm 4.3 describes the comer routing. 
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Algorithm 4.3 Corner routing 
for i=l to II do 
beyin 
'"' 
if Active[i)[OJ = 1 then 
cxl~11d(< i,O >,Lr:ft[i],O); 
if .4ctiuc[i][w +I]= l then 
extend{< i,w+ J >,Riyh![i],O) 
for j=l tow do 
begin 
wd 
if .4diuc[OJ[j] = I then 
begin 
'"' 
push tl1e extending point (< O,j >, Top[.:i], I) onto a stac/: S: 
while (S ,P ¢) do 
begin 
'"' 
pap tl•c top element in S to P; 
cxtcmi(P); 
push the conslmiur:d extending point.< onto S 
if Adive[" + l][.i] = 1 then 
begin 
'"' 
push the extending point (< h+ 1,j >, TopUJ, ll onto a stacl: S: 
while (S ,P ¢) do 
begin 
'"' 
pop the top clement in S to P; 
e:z:lend(P); 
push the constmir.r:d extending paints onto S 
il 
II 
' I
!: 
[i!J 
In Algorithm 4.3, Sis a stack to keep the infonnation of extending: points which 
are constrained in the context. The information covers the co-ordinates and the 
net label of the extending points and the layer they are located on. The procedure 
extend (paint, n, I) is used for extending a sub-wire of Net n on layer I from the 
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Figure ·1.7: Corner routing result for Burstein's difficult switch box problem 
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e.xtending point point. This algorithm begins with extending the terminals (ex-
tending points) on the left and right boundaries into the switch box. Because all 
the extensions are carried out on the horizontal layer, no constraint will be formed. 
Then, this algorithm extends the terminals (extending points) ou the top and bot-
tom boundaries one by or1e. WlJNlCver any constraint is formed, this algorithm 
extends the constrained sub-wires immediately and never termiuates until no more 
constrained sub-wires exist. Figure 4.7 shows the status of the Burstein's difficult 
switchbox after pattern routing and comer routing ]Ja\·e been applied. Please note 
that comer routing also serves as a priority routing and comes after the pattern 
routing in this hybrid approach. 
4.3.3 Synchronized routing 
It haq been observed that human routing experts are superior to switchbox routers 
in their high routing completion rate. What are the reasons for that? In which 
aspects human routing experts are different from conventional switch box routers? 
In studying the human experts' routing process through experiment, we observed 
that: 
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• The human experts' ~witchUox routing process is exploratory or nvolutionary 
in st)•le. Initially, the designers only have a vab'lJe idea of the rout.iug piau. 
As desib'll proceeds, this phm is relined and fn.'quently modified. The com-
plete routing plan is not known until routing is completed and is usually 110t 
applicable, in detail, to another switchbox problem. This is in contrast to al-
gorithmic approaches, which are usually built around a sequence of operati(mS 
that is on\~· \·ery weakly inHuenced by the changing status ami characteristics 
of the switch box routing problems 
• Human routing experts' routing process is in incremental style. They connect 
a net in several steps and consider multiple nets simultaneously according to 
the constraints among the nets which cannot be explicitly represented prior 
to the routing but can be found in the context 
• Human routing experts' routing process is 'trial-and-err0r·. When a wire 
segment is blocked, they will backtrack or modify part of the routed wire 
segments 
• Human experts have gained some amount of expertise and they can recognize 
and understand some special routing patterns and therefore use some special 
but effective techniques to cope with them 
Inspired by t]Je human experts' routing features, we develop a knowledge-based 
routing algorithm, namely synchronized routing. Synchronized routing is a 'mnltiple-
net-at-a-time' routing technique. In other words, it takes into consideration multi-
ple nets when extending a sub-wire of a net. The basic ideas behind synchronized 
routing are: 
• A net's connection is completed by gradually extending the sub-wires of the 
net and the multiple nets among which there are mutual constraints grow 
synchronously in light of the mutual constraints among them in the context 
• A sub-wire is extended by stretching a wire segment from an extending point 
on the sub-wire 
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• After a sulHvirc has successfully been extended, ~ynchronized rouli!Jg exam-
ines if there !LI'e any sub-wires that are affected due to the exteusion. If tl1ere 
are some, we extend t!Jose sub-wires immediately. This recursiVl: proce;<;s does 
not terminate until no more sub-wire is crmstrained. In this way, tiJOse wire 
segments that have mutual constraints can been connected in synchrouizati011 
Srnchronized routiug is a recursion of 'selecting-and-extending'. 'Selecting' chooses 
a sub-wire and 'e11.-tendiug' expands the chosen sub-wire towards other sub-wire(s) 
of the net. Synchronized routing is depicted in Algorithm 4.4. 
Algorithm 4.4 Synchronized routing 
succe=false; 
do 
select a sub-wire N among unwnnec!ed sub-wires; 
if there is rw such a sub-wire then 
exit with success; 
select an extending point P on N; 
push P onto stack S; 
while (S # ¢) do 
Uegin 
""' 
pop the top node in S to Q; 
sslect an extending direction D for P; 
extend P and push the wnstrained extending points onto S; 
if th~ extending is successful tl1en 
succ=troc 
until (sut.:e =false). 
In Algorithm 4.4, the variable succ is used in the termination condition of the outer 
loop. If the variable succ becomes 'false' in the inner loop, that means that the 
extending point Q has been blocked. If this happens, we need to dismantle blocking 
wire segments by uaiug rip-up which will be discussed shortly. 
I 
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There arc some issur.<; iuvolved iu synchronized routiug. The first issue is how lo 
select a sub-wire. li! this synchronized routing we ~elect a ~ub-wire by ~cruming 
a switchbox from top to bottom and from lert to right. Please note that t/Jis 
proces~ is iterative. Tl1e second issue is how to determine an extending point ror 
a sui.>-wire. This synchronized routing uses three heuristic rules to determiue an 
extending point on a sub-wire: 
1. If there is an end point on the sub-wire, theu the end point is selected as an 
e.xtending point; otherwise, 
2. The point < i,j > wh<Jse Row ... Min(i![netj + Colu.mn ... Min0"Jinet] is the max-
imum on the sub-wire is selected; 
3. If there are more than one point whose Row ... kfin[i][net]+Co/umn_J\-1 in[j] [net] 
is the maximum, we give priority to the poiut at which a via is introduced if 
any. 
The third issue is how to select au extending direction for the active extending 
point. The extendi!lg direction should lead to the other suh-wire(s) of the same net. 
To implement this, we can simply check all the extensible direction(s) and compare 
the values of Row..Min[i -l]!net], Column..Min[j- l]!net), Row ... Min[i-;. l)[net] 
and Col"tlmn .. Min[j + l)[net], and choose the biggest one as its extending direction. 
For example, if Row..Min[i-i][net] is the biggest one, then the extending direction 
is toward the left boundary of the switchhoo.:. 
In order to better understand synchronized routing, let us look the process of 
synchronized routing for the Burstein's difficult switch box shown in Figure 4.8. 
Figure 4.8(a) shows the status of the Burstein's swi.tchbox after pattern routing 
and corner routing. Synchronized routing scans the extendiug points from the 
left to the right and from the top to the bottom and finds an extending point at 
grid point < 2, 3 > as the active extending point. Then, synchronized routing 
chooses an extending direction for the prosp~;tive sub-wire in light of the heuristic 
rules, which is going down. After that synchronized routing extends the sub-wire, 
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since no any olher net uses grid point < 3, :l >. The extension stops at tllfit 
grid point. fit,•ure 4.8(b) shows the status of Uw switchbox after the exterJdiJJg. 
Similarly, synchronized routing extemls any sub-wire whose extending point is in 
the first row-track one by oue fwm left to right. Figure 4.8(c) is the status of the 
switchbox after all the sub-wires in the first row-track have Lcen extended. Then, 
the E'Xtending point at t,"Tid point < 3, 2 > is selected to w:tend. Tlw sub-wire 
is initially extended to gird point < 3, 3 > and then the extending point at grid 
point < 3, 3 > is selected according to the selection rule for an active extending 
grid point and extended to grid point < 3,12 >. Figure 4.8(d) shows the status 
of the switc!Jbox after the extension. As a result of tl1e exter1sion, those sub-wires 
whose e.'Ltending point is on the newly extended wire segmeut are constrained 
and therefore they are extended immediately. Figure 4.8(e) shows the status of 
the switchbox after the constrained sub-wires have been extended. In this waJ, 
synchronized routing repeatedly selects the extending points from left to right and 
from top to bottom until no more sub-wire can Le extended. Figure 4.8(f) sho11·s 
the status of the switchbox after synchroni?.ed routing. 
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Figure 4.8: Tilustration of S}'llchronized routing 
It is known that the routing completion rate is directly affected by the available 
space, or tracks, in a switch box. Generally speaking, the bigger the available space, 
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the less intl'mt:tirm among the uels aw.l tl1erclore the higher po5sibilit.y to achieve 
J 00 perceut routing ('urnpletion rut e. Because of tl1is reason we use some tcdJuiqw's 
to evacuate space. There are three techniques used iu this synchronized routing. 
The first technique is shown iii Figure 4.9. 
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Figure 4.9; The first type of compact 
Figure 4.9(a) shows the case before the compact. The compact is implemented in 
two steps; 
1. Change the la}'er assignment of the horizontal wire segrneut from the broken 
layer to the solid layer (see Figure 4.9(b)); 
2. Shift the wire segment to either top boundary or bottom boundary depending 
on the situation (see Figure 4.9(c)). 
Another type of compact is shown in Figure 4.10. This type of compact moves a 
wire segment in the middle of the switchbox towards a boundary. Figure 4.10(a) 
shows the case before the compact and Figure 4.IO(b) illustrates the case after the 
compact. 
It should be noted that this synchronized routing may produce some irrational 
connections. Figure 4.11(a) shows an instance of an irrational connection. In 
this case we need to erase the irrational connection part by tile way shown in 
Figure 4.11(b). The elimination of irrational connections will also contribute to 
increasing the available space. 
1 
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Figure 4.11: The third type of compact 
4.3.4 Rip-up 
In synchronized routing, a sub-wire might Ue blocked by otiJer sub-wires and there-
fore prevents the sub-net from connecting with tlle other sul.>-wirrs of tlJe net. If 
this happens, rip-up is employed to dismantle t11e blocking sub-wires sucb that the 
blocked sub-wire can be connected with the other sub-wires of the net. 
Originally, the rip-up idea was proposed by Dees and Karger in [27]. Based on the 
observation that a large number of failures result from what is so-called 'isolation', 
that is when a sub-wire becomes isolated from the rest of the sub-w:ircs, they 
proposed the so called rip-up and reroute technique whicl1 results in reasonably 
good connectivity improvement. The rip-up and reroute is a recursive process of 
three operations: 
1. ffip-up the obstacle sub-wires; 
2. Connect the blocked sub-wire; 
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3. Rt>route the rippeU su1HI'in•H. 
However. the rip-up used here is Uilfereut frum Decs and J<argHr's ir1 thH following 
two asprcts: 
1. This rip-up just removes the blocking part of the obstacle net ratl,er than 
the whole obstacle net; 
Z. Wedi\·ide the blocking nets into two categories: one is the net w],ich had been 
completely interconnected before being dismantled, and the other i~ the net 
which had not been interconnected before being Uismantled. If a dismantled 
net belongs to the first category, we reroute the dismantled net b~: u~ing the 
maze routing technique which will be presented shortly; otherwise, we leave 
it to the next round of synchronized routing. Figure •1.12 illustrates the idea 
ofrip-up. 
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Figure 4.12: Rip-up 
LL _ 
'"' 
'"' 
Figure 4.12(a) shows the str.tus that two sub-wires of Net 3 are blocked by the 
routed sub-wires of Net 1 and Net 2. Rip-up identifies that Net 1 is the blocking 
ut>t and tllt'wfore dismantles the Ulcn:king JHut 0!1 Net 1. Figum 4.12(b) showh t,ln, 
status after part of Net I has ],een removed. Aitr.r removing the obstade part, the 
mazt' routing is invoked t(J interconnect tl1e two suiHI'ire~ of r-;'et 3. fig"1Jre 4.l2(c) 
shows the status after thC> two suU-wires have heeu interconnected. A~sume tJ,at 
Net I was a completed uet, the maze routing is iuvoknd I!.J!;Uin to intereuruwr:t t/11! 
separated sub-wires of Net 1. figure 4.!2(d) sholl' the status afll:r the separated 
sub-wires have bt>en int.ercounected. 
4.3.5 Maze routing 
The maze routiug is the variation of the 3-D shortest path connection algoritlnn 
presented in the previous chapter. It seeks minimal length connectiou for :wiJ 
separated sub-wires. 
4.4 Hybrid of Routing Techniques 
[n the last section we presented five different routing techniques, each of which is 
effective in solving a particular sub-problem and is used at a particular stage of 
switchbox routing. This section details how to i11tegrate these routing teclmiques 
into a system, and demonstrates how they co-operate to so]Ye switchbox routing 
problems. 
4.4.1 System architecture 
Figure 4.13 shows the architecture of our hybrid system. The figure shows that the 
hybrid system is composed of three parts: routers, common data area and central 
control program. 
The routers are pattern routing, comer routing, syr1chronized roulin,q, rip-up and 
maze rouiing, each of which corresponds to a routing tcclmique described earlier. 
G!J 
The t't>lllmoll data area is a e<JI!ectiuu of data strm:lurr>~; wbkh lim flf;t~.<;sible to 
thesP ruutPrs. Tin• J'ommml data urea l'l>r!lpriHP.~ of twr, pruts: uwrkmy nwmmy and 
slulu,;. Tht• workiug nu•mory iuchu.lt'S M1 awl M~, aud tlw stalll!i r:<Jiltaim, Active, 
Row ~\lm, fll'll' .. M fiX, Colrmuu\/iu am] Colu1111LM 11x. Thi! initial blat us rl I he 
working menwr~· is the swilchhox to ],e rnuted ami the el'l'lltllal status .1f t!Ji• 
workiug !IIP!tlory is the sol11tiou to the switchlmx routing pwblem. \\'herH<W!r a 
routn is ilii'Okt•d ;u1d creates or dismautl<'5 a <:<J!In~ctir,n, the router modifies the 
contents of dll' working n1emor,1" and the stiLt us in light of th~ dJa11ge. lr1 this way, 
the routers can rommunicate with each other. The central crmtrol program. whiciJ 
ll'ill be discussed iu detail shortly, hanlloni7.CS the routers. 
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Figure 4.13: System arcbitecture 
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4.4.2 Central control program 
The n·ntral coutrol program is a unit wltich harmonizes thr: routers. Firot of all. 
thr !'rogram invokes pattern routing and tlwn corner rrmtiug to produce a partially 
completed routing. This partially completed routing is fixr~d and 111:ver rwrdilied 
;:J the rest of routing. After that, syuchronized rnuting is invokt~! trr connect tlw 
•tnconn!"cted sub-wires. If all the uucomwcted sub-wires are comwctr:d !Jy syn-
chronized routing, the routing is successfully completed. Generally speaking, ~yn­
chronized routing has a major contribution to switchLox routiug and can connect 
those unconnected sub-wires in most cases. However, it does not nt-cessarily al-
ways work. Sometimes some sub-wires are blocked by other sub-wires. \\'hen tlris 
happens rip-up is invoked to identify and dismantle part of the blocking sub-wires. 
Then the maze routing is utilhed to find the shortest path connectiou between the 
blocked sub-wire and any sub-wire which belongs to the same nel with the blocked 
sub-wire. If the dismantled net was completely interconnected before Leing dis-
mantled, the maze routing is invoked again to connect the separated sub-wires of 
the net. Then synchronized routing is invoked again if there stili ar<~ uuconnected 
sub-wires. Synchronized routing never terminates until either all the nets have 
been interconnected or the maze routing has failed. The former situation means 
that a solution to the switchbox routing problem has been found while the latter 
situation means that this hybrid system cannot find a solution for the switchbox 
problem. TJ1e flow chart of the central control program is shown in Figure 4.14. 
In order to better UJldcrstand this central control program, we illustrate the routing 
process of this hybrid routing system for tl1e Burstein's difficult siwtchbox routing 
problem. The routing process is demonstrated in Figure 4.15. It can be seen from 
that figure tha~ the whole routing is completed in five steps. First pattem routing 
is invoked. Figure 4.15(a) shows the status of the working memory after pattern 
routing. Next, corner routing is applied to find the exclusive connections at the 
four comers of the switch box. Figure 4.15(b) shmvs the status of the working mem-
ory after corner r!luting. After that synchronized routing is used. Figure 4.15(c) 
depicts tlte status of the working memory after syndnonized routing. It can be 
Eod 
(success) 
Rip-up 
Maze Routing 
Figure 4.14: The How chart Df the centra) control program 
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seen that most of tlu~ net.~ iu the switchlwx have U!~ill comwclecl Uy synchrouiz£•cl 
routiug. Thr only net which has not l!Cl'l! 1:nnuectecl is Net 3. Net 3 has two 
separated sub-wires. The upper sub-win! is ),Jock~d ],y the connections of other 
nets. Thus rip-up is activated to identify and dismantle the blocking COIIIICCtir,us. 
Figure 4.15(d) describes the status of the worki11g memory after rip-up. It can be 
sren from this figure that part of the wire segment of :\et 24 is removed. The maze 
routing is then called to connect the two separated sub-wires of 1\et 3 and ~et 24. 
Figure 4.15(e) is the final status of the working memory. At this point all the nets 
in the switchbox ha\'e been successfully conuected. 
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Figure 4.15: The routing process for the Burstein's difficult switchbox 
4.5 Implementation and Experiments 
The proposed hybrid approach has been implemented inC on a Pentium Pro 200 
personal computer. The implemented switchbox routing system is called HSR. 
HSR cortains 6,000 lines of source code. 
AI; a convention we use HSR on the popular benchmarks for switchbox routing. 
TI1e benchmarks include difficult 3witchbox, more difficult switchbox, augmented 
d~usc .~witchlwx, modified dense BU!ilchlw:r, tem1irwl ir1tensivt swilclihox, samp/r; 
switch/lox and rrct!mglc simple switchhr;x [24]. For all of t./wse benduuarks, !ISR 
hBS succcssfullr found R solution. Figure 4.1G to Figure 4.22 show the solu1.inu~ 1o 
these benchmarks fouud by HSR. 
As a comparison to other switch box routers, we list the routing result~ obtained 
by different switchbox routers in Table 4.1 to Table 4.7. Il can be &een from these 
results that HSR is comparable to the faMest algorithmic router BEAVER and its 
routing completion rate is as good as tlJC best knowledge-ba.~r.d router WEAVER.. 
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Figure 4.1G: The solution to 'difficult' switchbox routing problem 
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Figure 4.17: The solution to 'more difficult' switch box routing problem 
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Figure 4.18: The solution to 'pedagogical' swilchUox routing prohlr.m 
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Figure 4.19: The solution to 'modified dense' switchbox routing problem 
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Figure 4.20: Tlle solution to 'augmented dense' swilchbox routing prol;lem 
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F1gure 4.21: The solution to 'sample' switchbox routing problem 
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Figure 4.22: The solution to 'rectangle' switchhox routing problem 
Cha1•· .j:Hybrid Approa~h !11 Swi!chba:r Ruu!ing Pn•l!/em 
BEAVER 3[1 &47 
MIGHTY ' I PACKER 45 540 5G 
CO DAR D44 15 
, PARALLEX 25 
I I 
Table 4.1: Router comparison for difficult switc!Jbox 
4 
1400 
D9 
Table 4.2: Router comparison for more difficult switchlwx 
[flnuter I 
BEAVER 
PACKER 
HSR 
Vias I Lcnglh I Time{secon.i§ZJ 
31 396 1 
45 406 il 
34 425 
Table 4.3: Router comparison for pedagogical switch box 
Router Vias Len,qth TitllB{seconds) 
WEAVER 29 510 924 
BEAVER 26 510 I 
MIGHTY 29 510 -
PACKER 29 510 36 
CODAR - 510 31 
PARALLEX - - 2 
HSR 29 510 I 
Table 4.4: Router comparison for modified drnse switchbox 
7G 
77 
II Rvuler I l'ias I Length I Time(sr:co~1dsj] 
II BEAVER 27 52D 1ll MIG!-ITY 32 530 I PACKER 32 V2D 
GODAR - 52D 
1G ll HSR 3l 52D I i -
Table 4.5: Router comparison for augmented dense switchbo;.:: 
ff Router I Vias I Lengt~ I Time(s~cands) :1 
V·.'EAVER 4 GO 73 
BEAVER 3 60 1 
AUGHT ' GO -HSR 7 61 I 1 I ' 
Table 4.5: Router comparison for sample switchLox 
II Router I Vias I Length I Time{~econds}] 
: II 
Table 4.7: Router comparison for simple rectangle switchbox 
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4.6 Summary 
In this chapter a hybrid approach to switchbox routing proLlern was presented. 
The motive was to achieve the high routing coJIJpletion rute of the knowledge-
based approaclu:s and the high efficiency of the algorithmic approaches b)' combin-
ing effective knowledge-based routing techniques aud efficient algorithmic ro11ling 
teclmiques. 
This clmpter detailed the routiug teclmiques used in the hybrid approach and 
discussed in detail the integration of the routing teclmiques. It Cllil be seen from the 
experimental results that this new approacl1 can achieve competith·e high routing 
completion rate. In fact, it successfully completed the routing for almost all of the 
popular switch box routing problems. It can also be seen from the experimental 
results that the computation efficiency of our approach is remarkably high. For 
eaclt of the popular switchbox problems, it took no more than 1 second to find a 
solution. Thns we can conclude that the routing completion rate of this approach is 
comparable to, if it is not better than, that of the previously best known switclJbox 
routers, and the computational efficiency is comparable to that of the previously 
best known switchbox router. 
This approacl1 has a very high degree of parallelism and thus it can be developed 
into a parallel switchbox router to further improve the efficiency of routing. In 
addition, altbough synchronized routing is a kind of knowledge-based routing tech-
nique, it does not need any knowledge base because the knowledge is created in 
the context. As a result, we do not need any knowledge-based system development 
tool, and thus it can be embedded into a real VLSI routing system. 
However, this approach or..y considered high routing completion rate t\.nd minimal 
total wire length as its only me tries. Hence some metrics, such as number of \'ias, 
were ignored durinr; the switchbox routing. Thus, the routing solutions must be 
optimhr.ed before actually being put into use. In the following chapter we will 
discuss how to minimize the number of vias. 
Chapter 5 
Genetic Algorithm Approach to 
Constrained Via Minimization 
Problem 
Via is a mechanism (hole) for connecting wire segments of a JJet distributed on 
different layers in two-layer or umlti-layer VLSI routing. However. via has an 
associated resistance that affects circuit performance. In addition, iu iutegratcd 
circuit fabrication, the yield is inversely related to the number of vias because a 
chip with more vias has a smaller probability of being fabricated correctly. Besides, 
the size of a via is usually larger than the width of wires. As a result, more vias 
lead to more routing space. Therefore, it is de~irable to minimize the number 
of vias introduced in VLSI routi11g. However, VLSI routing is a complex and 
intractable problem [113]. Therefore, existing routers and design tools can only 
consider the minimization of the number of tracks in channel routing, completion 
of ~w:itchbox routing, and wire length minimization as their primary objectives. As 
a consequence, v:ia minimization is either ignored or de-emphasized in tile routers 
and design tools, and therefore comes as a post-layout optimization problem in 
VLSI routing. 
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From tht• computatioun.l poiut uf vi~w, the coustrainecl via mirrirni~atiun i~ i\'P-
complete [72, 1]. For a special case where the Jl'unher uf the wire segmcuts ~plit at 
a via caudidate is no more than three, some elegant tlreuretical results lmve be1m 
obtained [80, 18, 58, 5). In practical VLSI routing, howewr, tire situation that four 
or more wire segments split at a via candidate cannot be avoided. As a rrsult, 
those metl1ods are not suitable for handling practical cunstrained via rrriniruizatiun 
problems. A..lthough se~·eral methods can be used to cope with tlre f(Juting in 
which there are more than three wire segmeuts split at a via candidate, they are 
only suitable for some particular routing styles. For example, Xio11g and Kulr"s 
method [117] can only be us~d for l\!anhattan or knock-knee routing. Another 
problem for the other existing methods is that they are difficult to be adjusted to 
meet some practical requirements, such as the layer a:;signment for some special 
nets like power and ground nets. 
This chapter presents the first genetic algoritlmr approach to the constrained via 
minimization problem. This new approach can lu~ used for both grid-based and 
gridless routing, arrd arbitrar)" number of \l~re segmer1ts are pennittt>d to Ue split 
at a via candidate. This chapter is organized us follows: first, we formulate the 
constrained via minimization problem. Then, a new graph-theoretic model for the 
constrained via minimization problem is proposed. After that, on the basis of the 
new graph-theoretic model, we present the genetic algorithm in detail. This is 
followed by implementation and experiments. Finally, we summarize the genetic 
aJgorithm approach. 
5.1 Problem Formulation 
Given au initiaJ routing consisting of a set of wire segments, tlJe problem to reassign 
wire segments to available layers so that the logical connections are maintained 
and the number of vias required is minimized without changing the topology of the 
i~:;.iaJ routing. Since the constrained via minimization is rea.lized by assi~'lliug net 
segments to layers, the problem is aJso called tl-.e layer assignment problem. 
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figure 5.1 ~hows au infilaucl~ of the cunslra.i!Jecl via minimimtir1n j/rtJI.I!-m, i.r~. 
Figure 5.1 (a) i~ an iuitial routin~,: f11r a switchLox and Figure 5.1 (b) ro;iv~s th~ routing 
after the constraiued via minimization. In this figure, clotted lines n~pr~ent the 
wire segments ou uue routing layer, su:id lines stand fur the wire .o,eguu~uts on 
the other routing layer and clots are vias. It can be seen tln~t there are six ,·ias 
introduced in the initial routing am] there is only one via after tllf~ <:onstra.iner\ via 
minimization. 
. 
·1. ~~It" 
"LJ~~-: 
'"' fbi 
Figure 5.1: An instance of the constrained via minimizat inn problem 
5.2 Switching Graph Model 
5.2.1 Terminology 
In order to facilitate the rl.oscript,ion of the new graph-theoretic model, we first 
introd11ce some terminologies used in the rest of this chapter. 
Via candidatt: lu! appropriate position at which a via may Le introduced. In 
Figure 5.:'., for example, the positions v1 , v 2, and v3 are via candidates. 
Net segment: A piece of tJt'.t separated Ly via candidates. For example, tht' line 
segments marked with n1, n~, · ·, r.a in Figure 5.2 are net segments. Note that a 
net segment does not h&ve to be a straight line s('gment. It Cllll l,e a collecti<Jn of 
c, c, 
Figure 5.2: Illustration of tenninolo~es 
interconnected tine segments. Net 113, for instance, is such a net ~egrueut. 
Cluster. A maximal set of mutually crossing or o\'erlappiug net SC!,.'Tilents. The 
uet segments in Figure 5.:2 constitute two clusters CJ and ~~- r..:ote that ouce a 
net segment is assigned to a layer, tlw layer assigmuents for the rest of the net 
segments in the cluster are determined. Decause the net segment cau be assigned 
onto either of the two availaOle routing layers, \]Jere are only tii'O possilJ!e layer 
assignment options for each cluster. Tl1e layer assigurneiJ! for a net ~e~meut in a 
cluster only affects the layer assignments for the net segments in the cluster and 
never affects the layer assignment for a uet segmeJJt in tlw other clusters. 
Internal via candidate and External via candidate: An internal via candidate is 
referred to as a via candidate whose adjacent wire segments belong to the sfl.me 
clnster, while an external via candidate is referred to as a via candidate whose 
adjacent wire segments belong to more than one cluster. For example, in Figure 5.2 
v3 is an internal via candidate while v1 and v2 are external candidates. 
Internal via and External via: An internal via is a via introduced at an internal Yia 
candidate, and an external via is a via introduced at an external via candidate. 
Vias introduced at internal via candidates cannot be eliminated in any coustrained 
via minimization technique because once the layer assignment of a wire segment 
changes the rest wire segments in the cluster need to be change.-J in order to keep 
till' fl'a;;ihility (otherwiSl! iL will h~ad to slwrt-clrcuit). A~ a result, lim rdative layer 
\L~sig:uml'nl fur tho~e 11et s<•gnu~nts nl~I'J>r change. !11 .n:e, i) tlulre is a via intrmhwed 
at the itllernal 1·ia caudidatc, tlwn thP.re will still be a via there after constrained 
1·ia minimizatiou; if th~rc is un via introdm:~J <1t tlw internal vitt candidate, then 
tlu·r~ 1\"ill !Je 110 via intruduct'd there after coustrained via minimization. 
Fea,1ible Iauer a.1sigmrwut: ..\ feasible layer assigmnnut is a layer assignment in 
whirh no two net segments of different nets are iutereoru•ected and all tl1e net 
segments of the same net are iutercounecwd. 
5.2.2 Determination of ·\'ia candidates, net segments and 
clusters 
In determination of via candidates, net segments and dusters we must guarantee 
that the layer assignments for the uet ~egrnents cover all thr. possible Jayr.r assign-
ments of tile initial routing. From this point of view, the net segments should !Je 
as fine as possible. However, if the net segments are too fine, it will lead to the 
increase of the size of problem representation. Thus, the net ~egments should be 
as large as possible as long as they can cover all the possible layer assignment~ 
of the initial routing. These are tile basic ideas behind the d~termination of via 
candidates, net segments and clusters. 
We must point out that the via candidates are not restricted to the positions at 
which vias are introduced in the initial routing. Often, in order to minimize the 
total number of vias a via might be introduced at a position where there is uo via 
in the initial routing. In addition, the net segments used in the layer assignment 
process may not accord to the net segments in the initial routing. Hence, the first 
step for the constrained via minimization problem is to determine via candidates 
and net segments such that all the possible layer assignments are cm•ered. 
Given an initial routing, whether it is a grid-based routing L>r gridless routiug. we 
can manage to produce its plm1ar rcprescntatiofl [116]. Plana: representation is a 
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projf'clion of the initial routing onto a plam~ that paral11JIB to the routiug layers of 
the iuitinl rm1ting. Fib'Urtl fJ.3 is the planar reprr.sentatiou for UJe routing Hlwwn in 
Figure 5.1 (a). From the pi1UI1H representation we cau dnterwine crr!.';s pl!ints !11 G]. 
Cross points are those positions at which different uets intf:rsect or (Jverlap. The 
positions marked with cross symbols in Figure 5.3 11re cross points. Via candidate& 
then can be decided by means of the following two rules: firstly, a cross poiut canuot 
be chosen as a \·ia candidate; secondly, if there ure several contiguous rmsitions on 
a net that are not cross points, we only choose one of thfJrn as a via candidate 
rather than all of them. In fact, we always choose the rme with maximal split 
degree as a via candidate. Using tbe above two rules we can determine all the via 
candidates from the planar representation for the routiug shown in Figure 5.l(a). 
These via candidates are marked with circle symbols and labeled with v1, v,,. 
t"; in Figure 5.3. Once via candidates have been determined, net segments are 
"Obtained automatically. As shown in Figure 5.3, nh n2, ... , n 1 ~ arfJ all the net 
·segments for this layer assigument. Hence, we find entire clusters as below: 
cs= {ns}; 
ct;={nu}; 
5.2.3 Generation of a feasible layer assignment 
Given all clusters, a feasible layer assignment can be obtained by forcing anyone of 
the net segments in each cluster to one of the two routing layers. Figure 5.4 shows 
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Figure 5.3: Planar representation 
a feasible layer assignment for the new net segments. It is obtained by assigning n1 
in Ct 1 n2 in c2, ll4 in C.t, n5 inc;, nll in CG or.to dotted routing layer and assigning 
n3 in ca and n13 in c7 onto solid routing layer. 
3 ' 
3 
'~-+-----.--+-~---' 
' r-· ' ---·----cC----
Figure 5.4: A feasible layer assignment 
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5.2.4 LAP graph 
Assume that c1, r:2 , •.. , c., are entire clusters, and v1, v-~, ... , Vp arc all via caudi-
dates. Then a fen.~ible layer assignment R can be n!pn~entcd in a layer ru;oit,rrtment 
J,.'Taph, or LAP graph for short, G(F, E), which is constructed in the following way: 
Let l'~lu.r-r = {ct,C2,···,c,.,}, ll,.;a = {vJ,V2,···,t'p}, and V = llclu•torUIIoia· Fur 
V < u~, U2 >E E if and only if either of the following conditions is satisfied: 
1. lit E F0;~, U2 E l'clu•t•,., and via candidate n1 is adjacent to a net SCI,'lnent in 
the cluster u2 and the net segment is a.~signed to the solid line layer in R; 
2. U1 E Vclu•ter. u2 E Vuia• and via candidate u2 is adjacent to a net segment 
in the cluster u 1 and the net segment is assigned to the dotted line layer in R. 
Figure 5.5 is the LAP graph corresponding to the feasible layer assignment shown 
in Figure 5.4. 
Figure 5.5: LAP graph 
LAP graph is a bigrapll [28]. In a LAP graph, the vertices belonging to Vclu•ter are 
c/m;ter vertices and the vertices belonging to V,.;a are via candidate vertices. The 
LAP graph reflects the mutual constraints among the via candidates and dusters, 
and possesses the following useful properties: 
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Property 5.1. The number of the via candidate vertices whose in-degree ;md out-
degree are not zero in a LAP graph equals to the number of the vias intmduced iu 
ll1e correspondiug layer assignment R. 
Prvof. If both the in-degree and out-degree of a via candidate vertex are not zero, 
tl1en at the \"ia candidate in the corresponding layer assignment there nmst be 
some wire segments adjacent to the via candidate arranged on a layer while there 
are some other wire segments are on another layer according to the constructic..n 
of LAP graph. Therefore, in order to connect them a via must be introduced at 
the via candidate. On the other hand, if both the in-degree and the out-degree 
of a via candidate vertex are zero, then at the via candidate in the corresponding 
layer n.ssignment all the wire segments adjacent to the via candidate are arranged 
on the same layer. Thus, there is no need to introduce a via at the via candidate. 
Hence, the number cf the via candidate vertices whose in-degree and out-degree 
are not zero in a LAP graph equals to the number of the vias introduced in the 
corresponding layer assignment. D 
In the rest oi this chapter, we call the vertices whose both in-degree and out-degree 
aJe not zero via vertices and the vertices whose in-degree or out-degree is zero non-
via vertices. Denote the in-degree and out-degree of a via candidate vertex v as 
id(v) and od(v) respectively. Then we have Property 5.2 as described below: 
Property 5.2. For 1:/v E Vvia, id(v) + od(v) .S: 4. 
Proof: It can be seen fror.:~ the planar representation that a via candidate is ad-
jacent to at most 4 net segments. Reflecting on the corresponding LAP graph, it 
means that there are at most fonr cluster vertices adjacent to the corresponding 
via candidate vertex, that is, 
id(v) + od(v) .S: 4. o 
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5.2.5 Switching graph problem 
We define a switchi11g _qraphSr:;(C) of a LAP graph G = (V, E) as the bigraph w!Jil;h 
is obtained by reversing the direction of the arco incidP.nt to the cluster vertic<~s in 
the cluster subset C. SG(C) = (Vo, Eo) is formally defined as below: 
\'o = F; 
Er.; =E- {< 1tJ,u2 >I(< u1 ,u2 >E E).and.((ul EC).or.(n2 E C))} 
+ { < u2, n1 >I(< U]j n2 >E E).and.((u1 E C).or.(u2 E C))}. 
For example, the switching graph SG( { c3, ec}) of the LAP graph shown in Figure 5.5 
is displayed in Figure 5.6. 
'• ,, ,, '• 
0 
\ 
., '• ., ' '· ,., 
Figure 5.6: Switclling graph 
Theorem 5.1. Assume that N is the set of net segments, L is t.he set of all feasible 
layer assignments of N, lis a feasible layer assignment of N, G is the LAP graph 
of l, and S is the set of the switching graphs of G. Then, S and L are one-to-one 
correspondence. 
Proof. First of all, we prove that a switching graph So(C) corresponds to a feasible 
layer assignment. By a feasible layer assignment we mean that layer assignment in 
which all the w:ire segments of a net are interconnected and no net segments which 
belong to different nets are connected. 
From the definition of switching graph we know that a switcl1ing graph corresponds 
to a layer assignment in which the layer assignment for those net segments in the 
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clusters of C has clmn!;ed in relation to the layer assignrnrmt corresponding to the 
LAP graph G. From tlw definition of cluster we kuow tlmt chauging the layer 
assignment for all the net segmeuts in a cluster will uot affect tim connectivity of 
tlw uet segments in the cluster. Thus, the new layer assignment iB still feasible. 
Therefore, a switching graph corresponds to a feasible layer a.ssignwent. 
On the other hand, given a feasible layer assignment of N, we can construct a 
LAP graph G'. Suppo~e that C is the set of clusters in which the layer assignment 
of a cluster is different from the layer assignment corresponding to G. Then it is 
not difficult to see that G' = SG(C). In other words, a feasible layer assignment 
corresponds to a switching graph of G. D 
Corollary 5.1. The layer assignment corresponding to SG(C) is a feasible one, 
where C ~ V.iu•r"'· 
For instance, the layer assignment corresponding to the switching graph Sa( { ca, Ctl}) 
shown in Figure 5.6 is displayed in Figure 5.7. 
' ~--------- ~· 
' '~---------
Figure 5.7: The feasible layer assignment corresponding to Sa( { c3 , Ctl}) 
Corollary 5.2. There are 2" different feasible layer assignments for R. 
Proof The total number of the feasible layer assignments is: C~ + G~ + ... + C~, 
that is, 2n. D 
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Corollary 5.3. The layer assil:,''llment with minimal number nf vias corresponds 
to the switching graph with minimal number of via vertices. 
So far, we have trauoformed the constrained via minhnizatio11 problem into the 
switching graph problem problem described as: given a LAP graph G, find the 
switching graph graph with minimal number of via vertices. Therefore, giver1 a 
routing Ro, the constrained via minimization problem can be solved through fol-
lowing steps: 
1. Build the planar representation of Ro, P; 
2. Detennine via candidates tl;,;~, and net segments N based on P; 
4. Generate a feasible layer assignment l; 
5. Construct the LAP graph of I, G; 
6. Find the switcl1ing graph of G such that it has minimal number of via vertices, 
7. Output the layer assignment corresponding to Smin· 
5.2.6 Practical considerations 
Due to the fabrication technology or pcrfonnance considerations, some practical 
con5traints should be taken into account within the constrained via minimiza-
tion. O:mstrc~ints are different from one routing environment to another subject to 
fabrication technology, design requirements and perfonnance considerations. The 
switching graph model can be easily adjusted to meet different practical constraints. 
Here are some examples. 
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5.2.6.1 Special nets 
In practical routiug, some sp~cial nets are required toLe assigned onto a Jl!lrticu!ar 
layer. For example, power aud ground nets are always assif,'1ied to the t!Jickr~r 
metal layers. Tllis swilching graph model can meP.t the neOO by configuritJg the 
LAP graph. 
First, we identify cluster vertices associated to the spr.dal nets. Next, we adjust 
the layer assif,'1Jment for t!Je clusters so that the special nets arc assigned on the 
desired layer ou the LAP graph. Then, we combine the cluster vertices to form a 
'super' cluster vertex. The following example demonstrates this technique. 
Suppose Net 2 in the constrained via minimization problem shown in Figure 5.1 (a) 
is such a special net and the net segments of Net 2 are required to he arranged on 
the same layer, say, a more thicker metal layer. Net 2 has two net segments n~ 
and ll6, which belong to cluster cs and c1 respectively. Because in the feasible layer 
assignment (see Figure 5.4) corresponding to the LAP graph (see Figure 5.5) the 
net segments n5 and nu are on different layers, we alter the layer assigJJment for 
the cluster C4 such that net segments n5 and n6 are arranged on the sa:rne layer, 
and combine clusters Cs and c4 to form a super cluster c4,5· The configured LAP 
graph is shown in Figure 5.8. 
Figure 5.8: LAP graph 
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5.2.6.2 Fixed layer terminals 
It is very common to a.osume that all terminals arc ava.ilaLle on both layer~ in 
theoretical discus~ions of routing and vi<t minimization. However, in some practical 
cases terminals are only available on one layer. Sometimes, some of the terminals 
are forc~d to be arranged on a layer but the rest on are arranged tlw other layer. 
fu such cases a significant number of terminals lJave to be vias in order to satisfy 
the assumption of the router. 
This problem can be resolved by using the similar way we used in handling special 
nets. First, we identify cluster vertices associated to the terminals. Next, we 
adjust the layer assignment for the clusters so that the termin.~ls are assigned on 
the desired layer on the LAP graph. Then, we combine ·;.he duster vertices to form 
a .'super' cluster vertex. 
5.3 Overview of Genetic Algorithm 
Genetic algorithm is a search algorithm modeled on the mechanics of natural selec-
tion and natural genetics [.'iOj. It belongs to the class of probabilistic algorithms, 
yet it is different from random algorithms as it combines elements of directed and 
stochastic search methods. As a result, genetic algorithm can efficiently exploit 
history information to speculate on new search points with expected improved per-
formance. Due to this mechanism, genetic algorithm is more robust than heuristic 
algorithms and hence has been widely used for solving complex, large-scale and 
intractable problems in many areas [36, 15]. 
In genetic algorithms, domain-specific knowledge is embedded in the abstract rep-
resentation of a candidate solution termed an individual. Individuals are grouped 
into a set called population. Successive populations are called generations. To begin 
wlth, a genetic algorithm creates an initial generation, G(O), and for each genera-
tion, G(t), generates a new one, G(t + 1). An abstract view of genetic algorithms 
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is given below: 
Algorithm 5.1 Genetic Algorithm 
create initial;mpulation G(O); 
evaluate G(O); 
i = 1; 
repeat 
t = t + 1; 
generate G(t) using G(t -1); 
evnluate G(t); 
until solution is found. 
In the above algorithm, the operation 'evaluate G(t)' refers to the assignment of a 
figure of merit to each of the population's individuals. Often an individual contains 
a ningle chromosome. A chromosome of length n is a vector of the form 
where each X; is an allele, or gene. The domain of values from which X; is chosen is 
called the alphabet of the problem. Frequently, the alphabet used consists of the 
binary digits {0, 1}. A schema is a pattern representing a subset of chromosomes 
with similarities. For example, '* * 11>~<0' is a schema over the binary alphabet. The 
char '*' in the schema stands for "d>Jn't care". Therefore, the schema represents 
the chromosomes whose the third and fourth genES are '1' and whose the sixth gene 
is '0'. The order of a schema H, denoted by o(H), is the number of fixed positions 
of the pattern. The defining length of a schema H, denoted by rS(H), is the distance 
between the first and the last specific genes. For example, o( * * 11 * 0) == 3, and 
rS(>1< * 11 * 0) = 3. The fundamental theorem of genetic algorithms is schema 
theorem [50]: 
Short, low-order, above-average schemata receive exponentially increasing trials in 
subsequent generations of a genetic algorithm. 
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5.4 Outline of the Genetic Algorithm for Switch-
ing Graph Problem 
This gonetic algorithm is a knowledge-based one. It operates OJJ a population 
of individuals, each of which represents a switching graph. Initial population is 
created by generating a collection of individuals. Each individual i is evaluatecl 
using a fitness function f(i). The genetic algorithm discovers better individuals by 
allowing the indil•iduals to evolve from generation to generation, and the evolution 
is realized through reproduction. 
The process of reproduction is the point at which evolution takes place. It is 
implemented by two genetic operations in this genetic algorithm: crossover and 
mutation. Crossover is a recombination operator which mixes the genes from two 
parents to reproduce two offsprings. Mutation is another recombinat:on operator 
.to randomly change an allel of an individual for keeping diversity in a population. 
In order to reproduce better offilprings, roulette selection strategy [50] is adopted 
for selecting parents for reproduction. This selection strategy makes sure that the 
fitter individuals have more chances to be selected for reproducing fitter offspring 
in the next generation. 
In each generation, this genetic algorithm calculates fitness for all individuals and 
retains the fittest one. The fittest one then is further evolved by using a hill-
climbing operator. The evolved fittest individual is compared >vith the evolved 
fittest one produced in the previous generation, and the fitter one is kept as the 
fittest individual in history. Hence, when the genetic algorithm terminates, the 
fittest individual in history is considered as the optimal switching graph. The 
genetic algorithm is described in Algorithm 5.2. 
In Algorithm 5.2, Fold and Pn ... are old generation and new generation respectively, 
ib••t retains the fittest individual in the history, Cal.Fitness(i) is a procedure 
of calculating the fitness of an individual i, BestJndividual(P) finds the fittest 
individual in the population P, Select(P) is a genetic operator which is used for 
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selecting UJI individual among tlle population Pin the roulette selection strategy, 
Crossover(p0 ,p~, o.,, o~,Pcro.oouc.,-) is a knowledge--Lased recombination operator to 
reproduce two offsprings o., and Ofj from their parents p,. and p~ with the probability 
Pcrouovcr> lvfulatc(op,Pmvtation) is anotl1er recombination operator us"d for mutation 
with the probability Pmvtatati"'" HilLClimbing(i) is a knowledge-ba.'if~d operator 
which produces the local optimum from the individual i MaxGen and Pop8z 
represent the maximal number of generations and population size, respectively. 
In the following sections, we will discuss in detail the issues involved in the genetic 
algorithm, which include coding (encoding and decoding), fitness function, genetic 
operators, hill-climbing operator, generation of initial population, and parameter 
setting. 
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Algorithm 5.2 Genetic Algorithm for Switching Graph Problem 
create initial population Paldi 
for ViE Pmd, Ca/Yitncss(i); 
i~rot = BcstJndividuai(Pald); 
i~ .. t = HilLGiimbing(i;"!); 
for generation= 1 to Ma:rGcn do 
b"Yin 
fori= 1 to lPopSz/2J do 
b"!Jin 
Pn.,w = .P; 
P<t =Select( Paid); 
PB = Select(Potd); 
GrDSSO\J. ., ,pfJ,0.,,08 1PCTo,.ouor)i 
M utatc( ""' Pmutotion); 
Mutate( OJl, Pmutation); 
""' 
Po!d = Pm:w; 
for ViE Pn.,.., Gal..Fitness(i),· 
t;., 1 = BestJndividuai{Pnow); 
tb<•t = Hi/LOlimbing(t;0 ,t); 
ifCa!..Fitness(i;,,t) < Gai..Fitness(t;.,d then 
io.,t = toosti 
'"' 
output ioe•l· 
5.5 Coding 
Coding is a mechanism of building a link between the solutions to a problem and the 
chromosomes of a genetic algorithm. It links a genetic algorithm to the problem to 
be solved. Although the technique for coding may vary from a problem to another, 
there are two basic principles for choosing a coding: the principle of meaningful 
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buildin,Q b/(Jcb and the prinezplc of minimul altlfta~ets [.1UJ. 
The principle of rueauingful building blocks is simply stated as: the user should 
select a coding so that short, low-order schemata are relevant to the un-
derlying problem and relatively unrelated to schemata over other fixed 
positions. 
The principle of minimal alphabets is simply stated as: the user should select 
the smallest alphabet that permits a natural expression of the problem. 
'vYe choose our coding for this genetic algorithm bused on tbe two basic principles. 
There are two issues involved in the coding: encoding and decoding. The encoding 
transforms the solutions to the switching graph problem into the chromosomes of 
this genetic algorithm, while the decoding, in contrast, transforms the chromosomes 
of this genetic algorithm back to the solutions to the switching graph problem. The 
following section presents the encoding and decoding schemes used in this genetic 
algorithm. 
5.5.1 Encoding scheme 
According to Theorem 5.1, a switching graph represents a feasible layer assignment. 
Thus, a chromosome in this genetic algorithm corresponds to a switching graph. 
Suppose that G = {V, E) is a LAP graph and Sc{C) is a s.,;1tching graph of G, 
where v = Vcln•t<r u v;,io, and c ~ vcl"•tcr• Let n::: Wcln•tul and p = IVvial· Then, 
Sa(C) is represented as a binary string of n bits, 
where, 
bl~ ... b~, 
b;={I ife;EC 
0 ife;\t'C 
Under this encoding scheme, the LAP graph G (a special switching graph with 
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C == $) is always encodPd as 00 · · · 0. Fr,r Cl(Ulrlples, the LAP grapl• ~lwwu in Fig-
ur~ 5.5 and the switching graph .5'a( { r::,, r:r,}) of tl1e LAP graph shown in fig:un~ fJ.(j 
are encoded as 0000000 and 0010010, respectively. 
Howe~·cr, this encoding scheme needs to Le improved before being put into use 
because the defining leu1,'i.h of some low-order potential schemata could be very 
long, and therefore those potential schemata have little char1ce to ourvivr!. This 
can be better understood by investigating a schema of the switching graph proLlcm 
shown in Figure 5.5. Let's look at the schema 1 * * * * ~ 1. It is not difficult to see 
that this schema represents those switching graphs whose the direction of the arco 
incident to clusters c1 and c0 has been reversed in relation to the LAP graph G. 
If the direction of the arcs is reversed, then the in-degree of the vertex v, becomes 
zero. Thus, the schema stands for the switching graphs in which the in-degree of 
the vertex v1 is zero. In other words, the schema represents the switching graphs in 
which the vertex Vt is a non-via vertex. Figure 5.9 illustrates the schema. In this 
figure, the dotted lines stand for arc.s whose direction we do not care. Thus, this loll' 
order schema (o(l *,. * * * 1) == 2) is expected to pa.ss on from a generation to next 
because it will contribute to finding a switching graph with minimum number of 
v:ia vertices. However, the schema will be broken during crussover no matter where 
the crossover point is because of its long defining length, i.e. 0(1 -t * * ~ * 1) = 6. 
,, ,, ,, 
0 0 0 0 
······ ...... [ ···.:<·./ -\>········ 
.! .. ·> ::. :::.-::::::~:: · .. :.:;:.: ........ ·. 
0 <'\6 0 \0 
Figure 5.9: A schema 
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A good encoding scheme should ),c able to identify those low-order and high" 
p~rformance sdtemata amlrrw.uage to arrange tlwm properly such that tbe average 
defining ll'ngth is as short II.S possible. Based on this consideration, we develop 
a heuri~tic procedure to identify low-order and high-performance schemata and 
adjust the permutation for the genes such that the average defining length of tile 
schemata is a.~ short as possible. 
It is not difficult to understand that a schema which corresponds to the situation 
that there is no via introduced at a via candidate vertex is low-order and high 
performance. For each via candidate vertex whose degree is not zero v;, there 
are two such schemata. Algorithm 5.3 finds the two schemata S and S' that are 
associated with v;. 
Algorithm 5.3 Determining Schemata 
determine the cluster vertices which are associated with Vj, and 
put them into c,-
fori=ltondo 
begin 
if c; E C and < c;, Vj >E E then 
S[i]='l'; 
S'f;J = 'O'; 
else 
'"' 
ifc; E C and <vj,c; >E E then 
S[i] = 'O'; 
S'[~ = '1'; 
else 
Sfi]='*'; 
S'[i] = '•'; 
output S and S'. 
In Algorithm 5.3, the parameters nand pare the numbers of the cluster vertices and 
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via candidate vertices respectively. Givcu a switching !;,'Taph problem (a LAP graph) 
we apply Algorithm 5.3 ou the via caudidale vertices oue by one and therefore can 
find 2 '* p schemata. 
Below are those schemata for the switching graph slwwn in 5.5 under the encoding 
scheme. It ean be calculated that under the encoding scheme tbe average defining 
length is 2.5. 
S1=ol*****l; 
82=0*'*****0; 
SJ=***lO**i 
B4=***01**j 
ss=l*O****i 
s~=O*l~***i 
S7 =** 10* u; 
sa =**Ol***i 
Sg = *100 * **i 
s10 = *011 * **i 
su=**o**O*; 
Br2=**l**l'*. 
Having found the low-order and high performance schemata, we use some IJeuristic 
rules to adjust the position of the genes which are a"-Sociated with those long 
defining length schemata, such that the average defining length of the schemata is 
as short '18 possible. For instance, lq/;Jl~~b4~bs is an improved encoding. Under 
this encoding schema, the schemata become: 
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S1 "=' J] * * * **j 
1<2 =: 00 ~ * * **j 
SJ=****I*Oj 
s~ ""****0•1; 
s5"' •l•O***i 
.?o""*O*l***i 
S7=~•*0J"'*i 
sa""***lO**i 
s9 = * • *OOh; 
sw = * * •110•; 
~<u=**OO***i 
5)2"'**11***· 
Hence the average defini11g length is reduced to 1.5. 
5.5.2 Decoding scheme 
In contrast to the encoding scheme, the decoding scheme transforms a chromosome 
back to a switching graph. The decoding scheme is used in calculating the fitness 
of a chromosome and knowledge-based crossover. Two data ~tructures are used 
in the decoding scheme. The first data structure is a hash table which is created 
during the encoding and used for mapping genes of a cl1romosome to clusters. The 
hash table for the encoding scheme b7b1 bfibab1~b5 is shown in Figure 5.10. It means 
that the first gene of a chromosome corresponds to tl1e seventh cluster, and the 
second gene stands for the first cluster, and so on. 
Flgure 5.10: Hash table 
Another data structure is a matrix Template which is used for storing a LAP graph 
G. Suppose that G bas n cluster vertices and p via candidate vertices. Then G is 
represented in an x p matrix Template which is defined as below: 
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Temp/,.te[i[b[ ~ { 1 if<c;,vj>E E; -1 if<vioc;>E E; 
0 otherwise. 
Fbr example, the LAP graph shown in Figure 5.5 is rer;reseht~d as Uw matrix 
shown in Figure 5.11. 
l 0 l 0 0 0 0 
0 0 0 0 0 -l 0 
0 0 -l 0 -l l -l 
Template"' 0 0 0 0 0 0 0 
0 -l 0 0 l l 0 
0 -l 0 0 0 0 0 
0 0 0 0 0 0 
Figure 5.11: Template 
Given a chromosomes== a1a2 ···an, its corresponding switching graph lvf can be 
obtained by AJgorithm 5.4. For example, the switching graph of the chromosome 
s == 0011000 is decoded as the above matrix shown in Figure 5.12. 
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5.6 
Algorithm 5.4 Decoding 
jori=I Iondo 
jorj=I top do 
M[i][j] = Temp/atc[i][j]; 
fori=I ton do 
if Hash(b;j = 1 then 
forj=I top do 
M[Hash[i]][j] = -M[Hash[iiJ[jj; 
0 1 0 0 0 0 
0 0 0 0 0 -1 0 
0 0 1 0 1 -1 1 
0 0 0 0 0 0 0 
0 -1 0 0 1 1 0 
0 1 0 0 0 0 0 
1 0 0 0 0 0 0 
Figure 5.12: The switching graph of s 
Fitness Function 
The objective of this genetic algorithm is to find a switching graph of a given LAP 
with minimum number of via candidate vertices. The fewer via candidate vertices a 
switching graph has, the fitter the corresponding chromosome is. Thus, the fitness 
of a chromosome i is defined in Equation 5.1: 
f(i) = p- via(i) (5.1) 
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where p is the number of via candidate vertices and via(i) is the number of via 
vertir.es in the correspm1ding switching grapl1 of i. The fitness of a chromosome 1 
is calculated in three steps: 
1. Decode the chromosome ito obtain its corresponding switching graph M; 
2. Calculate via(i) from M; 
3. Calculate /(i) by Equation 5.1. 
5.7 Genetic operators 
As in other conventional genetic algorithms, the developed algorithm uses three 
genetic operators: selection, crossover, and mutation. 
5. 7.1 Selection 
The selection strategy is responsible for choosing the mates among the individuals 
in the population Pard· The selection approach used in this genetic algorithm is 
roulette selection [50]. The roulette selection assigns a probability to each individual 
i, computed as the 9roportion 
. f(i) 
F(t) = L~"i"~·· f(k). 
As a result, this genetic algorithm gives more reproductive chances, on the whole, 
to those individuals that are the fittests. The effect of the roulette wheel parent is 
to return a randomly selected parent. Although this selection procedure is random, 
each parent's chance of being selected is directly proportional to its fitness. On 
balance, over a number of generations this genetic algorithm will drive out the least 
fit individuals from the population. 
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5. 7.2 Crossover 
Crossover is a recombination operator whiclJ mixes the genes from two pareHto to 
produce two offspring. A r.ommon crossover is one-point conventional crossover. 
One-point crossover swaps two parent chromosomes at a randomly selected point, 
creating two offsprings. Tl1e one-point crossover is described as below·. 
Suppose that P1 =::: XJX2 · · • X;Xot!Xi+2 • · • Xn and P2 == YtY2 • • • YiYi+1Yi+2 · · · Yn are 
two selected parents, and j is a randomly selected point. Then, the following two 
offspring are generated as a result of one point crossover and replace tl1eir parents 
in the ne.""<t generation: o1 = XJX2···XJYi+lYj-t2 ···yn and o2 == Yl 1fl"""YjXj+JXj'-2"""Xn. 
5.7.3 Mutation 
Mutation is to randomly change an allele of an individual from one alphabet yaJue 
to another in order to keep diversity in the generations. Since binary alphabet is 
used over the constrained via minimization problem, the original allele is exchanged 
for its complement. 
The mutation operator offers the opportunity for new genetic material to be in-
troducer' into a population. From the theoretical perspective, it assures that given 
any population, the entire search space is reachable. The new genetic material dors 
not originate from parents and is not introduced into their children by crossover. 
5.8 Hill-climbing 
The hill-climbing operator is used to improve the fitness of an individual. As its 
name implies, the operator is based on hill climbing technique [9]. 
Hill climbing is a search method for Ending a maximum (or minimum) of an eval-
uation function. It considers the local neighborhood of a node, evaluating each 
neighbor node, and next examines those nodes wlth largest (or smallest) values. 
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(I) (2) (3) (4) 
(5) (6) (7) (8) (9) 
Figure 5.13: Types of the associating situations e; and vi 
Unlike other search strategies that use evaluation functions (e.g., A" algorithm) 
hill climbing is an irrevocable scheme: it does not permit us to shift. attentiou back 
to previously suspended alternatives [9). Compared with other search methods, the 
hill climbing method is simple in its computation and requires very little memory 
since alternatives do not need to be retained for future ~onsideration. 
In examining LAP graph we observed that the associating situo.tions between a 
cluster vertex e; and a via candidate vertex vi can be categorized into the nine types 
shown in Figure 5.13, excluding isomorphic situations. By isomorphic situations 
we mean the patterns obtained by reversing the direction of all the arcs in the 
graph. 
A weight w(e;,vi) is assigued to each of the nine associating types. The weight 
is a measurement of the contribution to eliminating the via at the via candidate 
Vj if switching the cluster e;. By switching a cluster we mean reversing the direc-
tion of the arcs incident to the cluster vertex. The weight w(e;, VJ) is defined in 
Equation 5.2. 
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types (1), (5) and (9) 
types (3), (6) and (7) 
type;; (2), (4) and (8) 
(ti.2) 
where < c;, l'j >E E or < vj, c; >E E. The weight of a ch.1$tcr vertex c;, W(c;) is 
defined in Equation 5.3. 
H'(c;) = (5.3) 
Theorem 5.2. Assume that G, = (Vdu,lorUVu;0 ,E) is a LAP bigraph, c E Fd"''" 
and G2 = .5';:; 1 ( {c} ). Let Fia(G!) and Via(G~) be the numbers of via vertices in 
G, and G2, respectively. Then, Via(G,)- Viu(G2) = W(c). 
Proof. The via candidate vertices in the LAP graph G 1 can be partitioned into 
seven categories shown in Figure 5.14, if the isomorphic situations are excluded. 
(I) (2) (3) (4) (5) "' (7) 
Figure 5.14: Categories of via candidate vertices 
Assume that the numbers of the k1h category via candidate vertices on G 1 and G~ 
are m;, and nk respectively, and that r q is the number of the rfh type via candidate 
vertices adjacent to c, where 1 $ k.:::; 7, 1.:::; q.:::; 9. Then 
Since 
Vin(G,) = m2+m3+ms+m~ 
Vin(G:J = n2 + na + n5 + n 6 
W(c) = -r,+r2+r4-r~+rs-rs 
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Thus 
Via(GJ)- Via(G:.) 
n2 m2 + (rl - r•l) 
nJ m3+(r5-r1) 
n~ == "15 + (r,- TG) 
(m2 + mJ + ms + mu)- {[m2 + (rl - r2)j 
+[rna+ (r5- r~)J + (m; + (r7- ru)] 
+[mu + (r~- r7- ra + ro)]} 
== W(c). 0 
Corollary 5.4. Assume that G1 = (Vd,.•!er UV";Q, E) is a LAP bigraph, c E i'ciust<• 
and G2 = SG, ({c}), then 
I. If W(c) > 0, then Via(Gi) > Via(G2); 
II. If W(c) = 0, then Via(G1) = Via(G2). 
It can be seen from Corollary 5.4 that if we switch the cluster vertex Cj in a LAP 
graph (it is also a switching graph), we obtain a switching graph and the number of 
>'ia vertices in the switching graph is reduced by W(c;), i.e. ifW(Ci) is positive then 
the number of via vertices in the switching graph wlll be decreased by lV(e;); but 
if W(e;) equals to zero then the number of via vertices will not change. Therefore, 
a switching graph can be gradually improved by repeatedly selecting a cluster 
vertex C; whose W(e;) is not negative, and then switching the cluster vertex. The 
procedure of 'selecting-and-switching' is repeated until no a such cluster vertex can 
be found. In this manner, a switching graph with fewer number of via vertices 
Chap. 5: Gefl(:/ic Algorithm Appmach lo Crm.1trained Via Minimization Pmbkm I[)!) 
can be obtained. This is the basic idea hchiml the hill-climbing OjJerator. T/1e 
hi/1-dimbing operator is drn;cribed in Algorithm 5.3. 
Algorithm 5.5 Hill Climbing Operator 
decode the chromosome i;0 , 1 to obtain a ;witching graph G; 
seled a clu.<ter vertex e; in Vdu,tor such that its W{c;) is maximum; 
tuhile (W{c;) ~OJ do 
begin 
roverse the diroction of the arcs that am incident to c;; 
select a cluster vertex c; in Vdu>l<r such that its W(c;) is maximum; 
'"' encode G to croate a d1romosumc ib.,t and output it. 
5.9 Generation of initial population 
1 
j 
In our preliminary research on this genetic algorithm, the initial population was 
created by randomly generating a collection of chromosomes. However, it was found 
that the genetic algorithm could not find an optimum for most cases. In fact, the 
solution found by the genetic algorithm was even worse than the solution found by 
the hill-climbing algorithm we developed based on the same model !I06J. Further 
studies revealed that the cause for the problem was that the initial population did 
not cover enough representatives of hyperplanes. This led to a local optimum. 
AI; the first trial to resolve the problem, the size of population wa.s increased 10 
tbnes. However, the experimental results showed that the quality of tbe solutions 
were not significantly improved. In fact it made no difference for the large size 
problems because the 10 times increased population still made up a very small 
portion of the total number of the switching graphs. Next, we tried to increase the 
possibility of mutation (P mul<lticn) in order to introduce more diverse chromosomes 
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into the population. Howew~r, the cxpcrimcJJtal n~nlts rcvealt~d t/mt the gew~lir: 
aJgorithm performed a random searcil. 
The effective method to overcome the problem is to utilize the dwuain knowledge tn 
create the iuitial population such that good genes are C(!ntai11ed in the iuitial pop-
uhltion. Thus, the fir~t and most important issue is to detem1ine gr,od schemata. 
Then, we use those schemata as templates to generate chromosomes. In ordr.r to 
better understand the process of the generation of the initial population we use an 
e.-.:umple to demonstrate llO"I'I to create chromosomes from a schema. 
Suppose s = *1 * 0 * *"" is a schema. In our genetic algorithm, we generate 4 
chromosomes based on each schema. What is actually done is to fix the alleles in 
defined positions and randomly generate the alleles for the undefined. For example, 
the chromosomes OJ.OOlll, 1100010, OllOOOO and 0100101 may be the chromosomes 
. . generated in the initiaJ population. It can be seen that in these chromosomes the 
second and forth alleles are 1 and 0, respe<:tively. 
Using the method stated in the coding we can build 2 * p scl1emata, where p is 
the number of the via candidate vertices in the switching graph. For each schema 
we create 4 cl1romosomes. Therefore, we create 8 * p chromosomes in the initial 
population. 
5.10 Investigation of Parameters 
5.:i.O.l Population size 
The population size PopSz affects both the ultimate performance and efficiency 
of a genetic algorithm. Genetic algorithms generally do poorly with very small 
populations [37], because the population provides an insufficient sample size for 
most hyperplanes. A large population is more likely to contain representatives 
from a large number of hyperplant!S. Hence the genetic algorithm can perfonn a 
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more informl'd ~~ard1. A~ a re~ult, u lar~e pop11latirm di~cfiiHHg;es pn•ruature cmJ-
I'ergt>n~t· to ~ubuptimul solutious. On tlw !Jtla~r hand, a large population n:~yuires 
more HaluatiruJ~ per geJJerutiun, po~sibly resnltiu!: in an unaccr:plahly ~low rate <Jf 
("Olll"ergeuce. 
It is observed that fN this switchiug gmph problem the number of repre.c;cJJtatives i~ 
closelr related to the nurnber of via candidute vertio~~ p, 1~hich may be a.s small as 
0. and as large as hundreds. Thus, the m1mLer of hyperplanes iu different problems 
1·aries drruuatically from oue problem to another. Considerh1g this factor, we adopt 
a variable population size rather than a constant pr;pulation size in this geuetic 
algorithm. The population size PopSz is defined as a function of the variable p 
shown in Equation 5.4. 
PopS;;= 8 X p (5.4) 
5.10.2 Maximal generations 
As a result of performing a large number of experiments, we observed that most 
of the best solutions came from the first thirty generations. Tl1erefore, ,reset the 
maximal generations (MaxGcn) to 30 in this genetic algorithm. 
5.10.3 Probabilities 
The crossover probability Pcra"""•r controls the frequency with whh:I:J the crossover 
is applied. In each new population, PopSz*Pcram"'or individuals undergo crossover. 
The higher the corssover prObability is, the quicker new individuals are introduced 
into the population. If thr :orssover probability is too high, many high performance 
schemata are destroyed. If the crossover probability is too low, the search may 
stagnate due to the lower exploration rate. 
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Another prolmbllitr is ull mutation. After till~ Hdection, l~ath allele r,f mu:h imlivid-
ual in tlw new populatiou uudcrgocs a ramlrmJ chaugc with a prob\il;ilily /',uJutr""" 
I lencc, approximately PopS;:* 1'<Ta""''"' * J!mutatwn mut;~tious occur pnr geueratir,!l. 
A low lcvr.l of lliUtation serves to prevent any given alle]t, from remainiug forever 
converged to lL single \"aluc in the entire population. A high level of mutation yir.lds 
an essentially random search. 
After a large number of expr.riments, we found tlmt the following settings for prob-
abilities of crossover and mutation are suitable for the developed genetic algorithm: 
5.11 Implementation and Experiments 
A program called KBGA was developed using C programming language tO imple-
ment the proposed genetic algorithm on a Pentium 200 personal complller. KOGA 
contains about 3000 lines source code. 
In order to test the perfonnance of the genetic algorithm, 11·r. applied KBGA on the 
sw'r.tchbox routing solutions obtained by our switchbox router HSR (~ec Figure 4.16 
to Figure 4.22). For all tested problems, KBGA found the optimum solutions. 
Figure 5.15 to Figure 5.21 show those optimized results obtained by KBGA. The 
statistical results in term of the number of vias introduced before and after the 
constrained via minimization are shown in Table 5.1. 
In order to further test the genetic algorithm, we developed a program to randomly 
generate swltching graph problems. For each problem we used three different ap-
proaches: optimal algo~ithm, hill-climbing algorithm [106] as well as this genetic 
algorithm. The results arc shown in Table 5.2. From Corollary 5.2 we know that 
the computational complexity of the optimal algorithm is exponential. It could 
take several months or so for the optimal algorithm to find the optimal solution 
for a large-size problem. As a result, we could not figure out the optimal solutions 
for those larger-size problems. For those problems we put '-'in the columns vias 
I 
I 
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Figure 5.15: The solution to 'difficult' switchbox routing problem 
Figure 5.16: The solution to 'more difficult' switchbox routing problem 
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Figure 5.17: The solution to 'pedagogical' sw:itchbox routing problern 
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Figure 5.18: The solution to 'modified dense' switchbox routing problem 
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Figure 5.19: The solution to 'augmented dense' switchbox routing problem 
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Figure 5.20: The solution to 'sample' switchbox routing problem 
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Figure 5.21: The solution to 'rectangle' switchbox routing problem 
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Problems No of vias before ~VM I No. of vias after CVM II 
difficult 41 34 
more difficult 40 33 
pedagogical 34 " modified denoe 29 " augmented dense 31 " sample 7 3 
rectangle 7 0 
Table 5.1: Statistics on the numbers of vias introduced before and after constrained 
via minimization for the switchbox routing solutions 
It can be seen from Table 5.2 that KBGA successfully found the optimum solutions 
for most of the randomly generated problems, and that the computational time 
ranged from 1 to 9 seconds. Although it cannot be guaranteed tllat KBGA can 
find the optimum solutions for all switching graph problems, KI3GA can find the 
optimum solutions in most cases and the computational time is in the order of only 
seconds. 
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3 14 21 13 7 34 7 o.ooou 7 2 
4 58 10 0 - - 3 0.0012 3 1 
5 34 14 12 - - 2 0.0013 2 5 
6 28 30 17 10 150842 10 0.0019 10 5 
7 13 49 37 24 17 25 0.0011 24 8 
8 11 28 23 15 4 17 0.0017 15 4 
0 16 22 15 7 130 8 0.0008 7 2 
10 12 11 7 1 9 3 0.0002 1 1 
11 18 21 13 9 403 9 0.0006 9 2 
12 26 25 18 8 11098 11 0.0014 8 4 
13 48 " 10 - - 6 0.0024 I 4 3 14 30 12 14 3 244574 3 0.0010 3 2 
15 38 16 9 - - 3 0.0012 I 3 
16 38 20 10 - - 6 0.0013 5 3 
17 43 20 13 - - 5 0.0022 4 4 
18 16 42 29 20 140 22 O.OOll 20 7 
" 20 42 31 18 1505 22 0.0022 18 8 20 17 27 17 0 274 9 0.0009 9 4 
21 16 0 5 I 133 3 0.0030 I I 
22 13 19 26 17 18 17 0.0010 17 0 
23 25 25 20 8 6081 10 0.0017 8 4 
24 22 37 24 16 5144 16 0.001!l 16 7 
25 10 19 9 7 2 9 0.0002 7 2 
26 19 23 14 7 1096 10 0.0008 7 3 
27 10 28 18 II 767 12 0.0009 11 4 
28 23 28 19 11 8013 12 0.0014 11 5 
20 28 28 19 8 92699 8 0.0019 8 5 
30 8 12 9 4 1 5 0.0002 4 3 
31 42 16 13 - - 5 0.0015 2 2 
32 30 13 5 2 285311 2 0.0006 2 1 
33 51 15 9 - - 2 0.0018 1 2 
34 17 10 10 2 48 2 0.0004 2 2 
35 55 18 10 - - 3 0.0037 3 4 
36 14 58 34 28 6 28 0.0013 28 0 
Table 5.2: Experimental results for the randomly generated switching graph prob-
1=• 
I 
' I 
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5.12 Summary 
In this chapter, we proposed a uew graph-theoretic model, namely switcl1ing graph 
model, for the constrained via minimb:ation problem. Then on tlm br~~is of the 
model, we prrscntcd the first genetic algorithm for the constrained via minimiza-
tion. 
The switching graph model can handle both grid-based and gridless routing prob-
lems, and allows arbitrary wire segments split at a via candidate, hence it is prac-
tical. In addition, the model can cope with the irrational situations that might 
be raised by designers' interference, thus it is robust. Moreover, the model can be 
configured to meet some practical requirements, therefore it is flexible. 
The developed genetic algorilhm based on tl1e switching graph model is effective 
since it can find the optimum solution in most cases, and it is efficient because it 
produces the optimum solution in a small number of generations. These merits of 
the genetic algorithm benefited from: 
• The good encoding scheme. The encoding scheme used iu the genetic algo-
rithm is a natural expression of the problem and used the smallest alphabet, 
i.e. {0, 1 }. Besides, under the encoding scheme any randomly generated or re-
produced chromosomes are always legible ones and thus the genetic algorithm 
does not need to check whether a newly-generated chromosome is a valid or 
not, which ta,lms a significant amount of processing time. The last but the 
most important is that under the encoding scheme the defining length of the 
potential low-order and high-performance scl1eme is short. As a result, good 
schemata can survive during the process of evolution and therefore contribute 
to the production of the optimum solution. 
• The knowledge-based method to generating initial population. Chromosomes 
created in the knowledge-based method contain many good genes and cover 
much more representatives of hyperplanes in comparison to those created in 
conventional methods. 
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• The hill-climbing opPrator. The hill-climbing operator can further improve 
!.he fltn~ss of a chromosome. 
Chapter 6 
Conclusions 
In this thesis we have investigated intelligent approaches to VLSI routing problems, 
with the aim of developing more effective and efficient VLSI routing methods and 
techniques. We divided the problems challenging today's VLSI routing tools into 
three categories: the problems whose size is massive, the problems which cannot 
be modeled, and the problems whose computational complexity is NP-complete 
or NP-lmrd. We studied intelligent approaches to those three category problems 
by investigating three typical problems: the 3-D shortest path connection problem, 
the switch box routing problem and the constrained via minimization, each of which 
belongs to one of the three categories. 
This chapter summaries the contributions of this tlwsis, empllasizes the significance 
of the intelligent approaches to VLSI routing, and outlines the future research work. 
6.1 Contributions of This Thesis 
This thesis has presented three new intelligent approaches to three typical problems 
in VLSI routing. In Chapter 3 we proposed a new A• algorithm approach to the 
3-D shortest path connection problem. In Chapter 4 we presented a new hybrid 
approach to the switcbbox routing problem. In Chapter 5 we presented the first 
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genetic algorilhm approach to the coustraincd via minimization problmn. These 
an• the major contributitms of tbis thesis. 
Fur the 3-D shortest path connection problem, we proposed a IWW A' algorithm 
apprond1 which uses an ecouomical representation atJd a novel backtrace and clear-
imce technique. The ~~· algorithm approacl1 transforms the ~hortest path cormec-
tion problem iuto a state space problem of AI, and then uses a modified A' algo-
rithm Sl'arch technique to sol~·c the state space problem. Tl1e A' algorithm contains 
two consequent procedures: exploration, and backtrace & clearance. Starting from 
tbe initial states, which corresponds to one net terminal, the exploration procedure 
uses a best-search technique to search goal state t, which corresponds to another net 
tenuiual. Once tis reached, the novel backtrace & clearance procedure traces back 
tl1e shortest path among the states that have been traversed and clears the marks 
made during the exploration. Furthermore, the thesis presented three variations of 
the .4' algorithm. The first variation is used for finding the shortest path connec-
tion between two sub-wires. The second variation is used for finding the shortest 
path connection with minimization of layer changes. The third variation is used 
for finding the shortest pat11 counection with minimization of crosstalk which is 
used in performance-driven VLSI routing. Compared with tlw otlwr shortest path 
connection algorithms, this .4' algorithm approach has the following advantages: 
• It can guarantee to find a path between a pair of terminals of a net if one 
exists, and the path found is the shortest. The guarantee of finding an optimal 
solution is one of the major concerns in VLSI routing. 
• It can achieve high computational efficiency. This A' algorithm method uses 
heuristic information to guide the search in the exploration phase and there-
fore reduces the search space. Since the search space is proportional to the 
computational time, this A' algorithm method is computationally fast, es-
pecially when it is used in a routing environment where the routed nets are 
spare. It has been proven in Chapter 3 that the computational complexity is 
O(n) at best. 
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• It hall an economical representation. The representation used in this al-
gorithm uses 1 bit to represeut a t,'Tid point, while other patJJ connection 
methods uses at least 2 bits for each grid poiut. 
• It udopts a novel Lacktrace technique, which 1:ould Le applied in l.he other 
path conuection algorithms. 
• H is flexible. This A' algorithm method can he easily modified to meet 
different practical demauds. 
For the switch box routing problem, we presented a new hybrid approach, combining 
knowledge-based and algorithmic routing techniques. One of our T!l<J.jor contribu-
tions to the switchbox routing problem is the synchrOnized routing technique, a 
new knowledge-based routing technique. The other contributions we have marle 
to the switchbox routing problem include the modified rip-up routing technique, 
the pattern routing techniques, as well as the integration of knowledge-based tech-
niques and algorithmic routing techniques. This hybrid approach has the following 
features: 
• It can benefit both the high routing completion rate of knowledge-based tech-
niques and the l1igh computation speed of algorithmic routing techniques. 
• It can discover and make use of mutual constraints among the nets in a 
switchbox in tl1e context, which benefits achieving high routing completion 
rate. In fact, it successfully found solutions to all the renowued benchmark 
problems. 
• Its computational efficiency is remarkably high. It takes few seconds to find 
a solution to those tested benchmarks. 
• It has a very high degree of paralleliGm and thus can be developed into a 
parallel switch box to further improve the efficiency of switchbox routing. 
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F"or the constraiu~d via minimizatiou problem, w~ proposed a uew graph-theorutic 
model, namely switching b'Taph ruotlel. Then on the lJasis of the model, we pre-
sented the first genetic algorithm for the coustn1iued via minimization. 
The merits of the new graph-theoretic model arc: 
• It can handle both grid-based and gridless routing problems, and allows ar-
bitrary wire seb'lllents split at a via candidate, hence it is practical. 
• It can cope with some irrational situations that might be raised by designers' 
interference, thus it is robust. 
• It can be configured to meet practical requirements, therefore it is flexible. 
The developed genetic algorithm based on the switching graph model is effective 
since it can find the optimum solution in most cases, and Jt is efficient because it 
produces the optimum solution in a small number of generations. Tl1e merits of 
the genetic algorithm are: 
• It has a good encoding scheme. The encoding scheme used in the genetic 
algorithm is a natural expression of the problem and uses the smallest alpha-
bet, i.e. {0, 1 }. Besides, under this encoding scheme any randomly generated 
or reproduced chromosomes are always legible ones and thus the genetic al-
gorithm does not need to check whether a newly-generated chromosome is 
valid or not, which takes a significant amount of processing time. The last 
but the most important point is that under this encoding scheme the defin-
ing length of the potential low-order and high-performance scheme is short. 
A$ a result, good schemata can survive during the process of evolution and 
therefore contribute to the production of the optimum solution. 
• It makes use of domain-specific knowledge to enhance its performance. The 
first place where domain-specific knowledge is used is the lmowledge-based 
method for generating the initial population. Chromosomes created :in the 
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knowledge-Lased method contain many good genes and cover rnucl1 more 
representatives of hyperplanes in compariBOn to those created in couvt~ntiurml 
methods. The second place wberc domain-specific knowledge is applied i~ the 
hill-climbi•Lg operator. The hill-climbing operator can improve the fitur.:.ss or 
a chromosome by producing a local optimum from a given chromosome, i:llld 
most importantly, it can bring some good genes into a population. 
All approaches proposed in this thesis have been implemented and tested. Tlu: 
theoretical analysis and experimental results have shown that the proposed ap-
proaches are not only computationally fast but also perform close to the optimal 
levels required. 
·6.2 Intelligent Approaches to VLSI Routing 
In studying VLSI routing problems we found that many aspects of VLSI routing 
lend themselves to intelligent approac!Les. For example: 
• Many problems in VLSI routing can be thought of as a search over a huge 
solution space. Any blind search of this space is impractical because of the 
time required. The search process must therefore be guided by domain-
specific information. Intelligent search is a good way to solve this category 
of problems. 
• Although some problems in VLSI routing can be solved by using exact al-
gorithms, there are a significant number of problems in VLSI routing which 
do not yield an algorithmic solution because they canm't. be well represented 
in a mathematical model. Solving these problems is often based on routing 
knowledge and expertise. TILus, making use of domain-specific knowledge 
and expurtise is extremely important in solving those problems which do not 
yield an algorithmic solution. 
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• Many problems ill VLSI are comp!P.x combirw.toria.l opthuizatiou problrmm. 
ll·lost often. the goal of th~se optimization problems is fim.ling au up1.iUHil or 
near-optimal solution in a reasonable time. Therefore, robust !ind efficif:llt 
optimization approaches such a.s knowledge-based genetic algorithms play an 
importa.nt role in solvi11g U10se VLSI routing optimization problems. 
• llluch of the VLSl routing is explomlory or evolutionary in style. Initially, 
the routing pla.n for a routing task is vague. As routing proceeds, connections 
are frequeutly modified. The design plan is not known until the routing is 
finished and it is not usually applicable in detail to the next routing problem. 
This is in contrast to conventional approaches, whicl1 are usually built around 
a sequence of operations that are onl)' we&.kly influenced by tlw routing data. 
Hence, discovering and making good use of the constraints and interactions 
among the nets in the context arP extremely important. 
In conclusion, intelligent approaches are effective and efficient in solving VLSI 
routing problems. 
6.3 Future Work 
In this section we propose some research exteusions which can follow from the 
findings of this thesis. 
6.3.1 Future work on the A* algorithm approach to 3-D 
shortest path connection problem 
Recent research on path connection algorithms has shown that the solutions of the 
traditional maze routing algorithm can violate via-rules in a multi-layer routing 
environment, and that a straightfonvard extension to the mw-e algorithm that 
disallows via-rule incorrect routes may either cause a suboptimal route to he found, 
or more seriously, cause the failure to find any route even if one exists [25]. Thus 
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the following questions aris!~: is it possible to extmj(l tlu, A' algorithm appr(mch to 
a routing t•nviromm•nt where more practical via-rule;; an~ appli~d'! If 80, thl'JI how 
should we repres~-lll a 3-D routing tmviromnent iu wl1ich some practical via-rule~ 
are taken into at·counf! How should we trausform the path connection problem 
under the 3-D routing represeutation into a ~tate space proLlcm'! How should we 
construct a.n additil'e heuristic function which meets !111-: property of A' algorit!Jm'! 
How should we modify the back trace technique introduced in this t!Jesis sucb th11l it 
can be applied in the new .4" algorithm'! These issues are open for future research. 
6.3.2 Future work on the hybrid approach to switchbox 
routing problem 
Computation speed and routing completion rate arc two major concerns in Sl'·itch-
bo.x routing. With regard to the computation speed there is still room for improve-
ment. A possible way to further improve the computation speed of the hybrid 
approach would be to develop the parallelism of the routing techniques used in 
the hybrid approach and implement the hybrid approach iu a parallel processing 
environment. In fact, the routing techniques used in the hybrid approach have 
great potential to be extended to parallel algorithms. For e.xample, in synchro-
nized routing, which takes most time of a switch box routin~ process, the sub-wires 
whose routing areas do not intersect each other can be extended in parallel. 
Another possible way to improve the computation speed of the h)•brid approach, 
and probably the routing completion rate, is to improve tl1e order of extending un-
connected sub-wires in the synchronized routing. The ordering strategy used in the 
hybrid approach is to choose an unconnected sub-wire by scanning the switcl1box 
from left to right, and from top to bottom. A better ordering strategy might be 
developed which results in less rip-up and reroute. This would contribute to both 
high computation speed and high routing completion rate. 
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6.3.3 Future work on the genetic algorithm approach to 
constrained via minimization problem 
The geuetic algorithm approach to constrained via minimization problem is based 
on the switching graph model which tru.:usforms a constrained via minimization 
problem ir::to a switching graph problem. A key step in transforming a coustrained 
1·ia minimization problem into a switching grapl1 problem is tlJe construction of a 
LAP graph for a given routing. In this thesis we have given a detailed discussicm on 
how to construrt a LAP graph for a grid-based routing, but we did not elaborate 
on how to construct a LAP graph for a gridless routing. Although the basic ideas 
behind building a LAP graph for a grid-based routing and a grid less routing are the 
same, building a LAP graph for a gridless routing is much more complicated than 
building a LAP graph for a grid-based routing because in a gridless routing th'! 
widths ofwire.s might be different and the sizes of vias are not the same. Therefore, 
if we directly apply the method which we used in constructiug a LAP graph for 
a grid-based routing on a gridless routing, it would lead to tl1e \"iolation of some 
design rules. Thus, there is a need to investigate how to COJJstruct a LAP graph 
for a gridless routing. 
In addition, the unique power of genetic algorithms shows up with parallel com-
puting. Parallel genetic algorithms with information exchange between searches 
are often more efficient than independent searches. Distributed genetic algorithms 
combine the speed of parallel computing and the advantage of inherent parallelism 
available in genetic algorithms. Thus, another interesting research is to extend the 
genetic algorithm to a distributed genetic algorithm to improve both the compu-
tation speed and the quality of solutions. 
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